

# Using Intel<sup>®</sup> oneAPI Toolkits with FPGAs\*

Prof. Ricardo Menotti ([menotti@ufscar.br](mailto:menotti@ufscar.br))  
Federal University of Sao Carlos (UFSCar)



\*Special thanks to Susannah Martin for the material and support

# Tutorial Objectives

- ~~Learn the basics of writing Data Parallel C++ programs~~
- Understand the development flow for FPGAs with the Intel<sup>®</sup> oneAPI toolkits
- Gain an understanding of common optimization methods for FPGAs
- ...

# TUTORIAL AGENDA

## ~~The Basics~~

~~Introduction to the Intel® oneAPI Toolkits  
Introduction to Data Parallel C++  
Lab: Overview of DPC++~~

## Using FPGAs with the Intel® oneAPI Toolkits

What are FPGAs and Why Should I Care About Programming Them?  
Development Flow for Using FPGAs with the Intel® oneAPI Toolkits  
Lab: Practice the FPGA Development Flow

## Optimizing Your Code for FPGAs

Introduction to Optimizing FPGAs with the Intel oneAPI Toolkits  
Lab: Optimizing the Hough Transform Kernel


# KERNEL Model

## parallel\_for( num\_work\_items )

- Execute kernel in parallel over a 1, 2, or 3 dimensional index space
- Work-item can query ID and range of invocation (num\_work\_items)


```
myQueue.submit([&](handler & cgh) {  
    stream os(1024, 80, cgh);
```

```
    cgh.parallel_for<class myKernel>(range<1>(6),  
                                     [=] (id<1> index) {  
        os << index << "\n";  
    });  
});
```



Output:

```
id<1>{ 0 }  
id<1>{ 1 }  
id<1>{ 2 }  
id<1>{ 3 }  
id<1>{ 4 }  
id<1>{ 5 }
```





Can communicate  
execution across  
ND-Range  
Sub-group is a DPC++  
extension.

# KERNEL Model

single\_task(  
)


- Similar to CPU code with an outer loop
- Allows many-staged custom hardware to be built in an FPGA

```
myQueue.submit([&](handler & cgh) {  
    stream os(1024, 80, cgh);  
  
    cgh.single_task<class myKernel>([=] () {  
        for (int i=0;i<NUM_ELEMENTS;i++) {  
            os << i << "\n";  
        }  
    });  
});
```



A custom hardware datapath can be generated in an FPGA for complex single\_task kernels

# How it maps to CPU, GPU, FPGA




CPU

- MULTI-CORE
- MULTI-THREADED
- SIMD
- PIPELINED



GPU

- MULTI-CORE
- MULTI-THREADED
- SIMD
- PIPELINED



FPGA

- Custom Pipeline
- MULTI-CORE (pipeline)

# What are FPGAs and Why Should I Care About Programming Them?

A Brief Introduction

# What is an FPGA?

First, let's define the acronym. It's a Field-Programmable Gate Array.


# “Field-Programmable Gate Array” (FPGA)

- “Gates” refers to logic gates, implemented with transistors
  - These are the tiny pieces of hardware on a chip that make up the design
- “Array” means there are many of them manufactured on the chip
  - (Many = Billions) They are arranged into larger structures as we will see
- “Field-Programmable” means the connections between the internal components are programmable after deployment

**FPGA = Programmable Hardware  
Reconfigurable Computing**

# How an FPGA Becomes What You Want It To Be


The FPGA is made up of small building blocks of logic and other functions



# How an FPGA Becomes What You Want It To Be

The FPGA is made up of small building blocks of logic and other functions


- The building blocks you **choose**



# How an FPGA Becomes What You Want It To Be

The FPGA is made up of small building blocks of logic and other functions

- The building blocks you **choose**
- How you **configure** them




# How an FPGA Becomes What You Want It To Be



The FPGA is made up of small building blocks of logic and other functions

- The building blocks you **choose**
- How you **configure** them
- And how you **connect** them


Determine what function the FPGA performs




# Blocks Used to Build What You've Coded




# Blocks Used to Build What You've Coded



# Blocks Used to Build What You've Coded




DSP Blocks



Custom  
Math  
Functions

# Then, It's All Connected Together

Blocks are connected with **custom routing** determined by your code




# What About Connecting to the Host?



Accelerated functions run on a PCIe attached FPGA card

The host interface is also “baked in” to the FPGA design.

This portion of the design is pre-built and not dependent on your source code.



# Intel® FPGAs Available



Why should I care about programming for an FPGA?

It all comes down to the advantage of custom hardware.

First, some impressive  
examples...

**IMAGE LOSSLESS COMPRESSION:  
ACCELERATING PERFORMANCE**

**GENOMICS SEQUENCING**



Sample FPGA Workloads


**KEY VALUE STORE  
ACCELERATING THROUGHPUT**

**DATABASE ANALYTICS  
ACCELERATION**

# Code to Hardware: An Introduction

# Intel® FPGAs


Implementing Optimized  
**Custom Compute Pipelines (CCPs)**  
synthesized from  
compiled code



# How Is a Pipeline Built?

Hardware is added for

- Computation
- Memory Loads and Stores
- Control and scheduling
  - Loops & Conditionals




```
for (int i=0; i<LIMIT; i++) {  
    c[i] = a[i] + b[i];  
}
```

— Data Path  
— Control Path

# Connecting the Pipeline Together


- Handshaking signals for variable latency paths
- Operations with a fixed latency are clustered together
- Fixed latency operations improve
  - Area: no handshaking signals required
  - Performance: no potential stalling due to variable latencies



# Simultaneous Independent Operations

- The compiler automatically identifies independent operations
- Simultaneous hardware is built to increase performance
- This achieves data parallelism in a manner similar to a superscalar processor
- Number of independent operations only bounded by the amount of hardware


```
c = a + b;  
f = d * e;
```



# On-Chip Memories Built for Kernel Scope Variables

- Custom on-chip memory structures are built for the variables declared with the kernel scope
- Or, for memory accessors with a target of local
- Load and store units to the on-chip memory will be built within the pipeline


```
//kernel scope
cgh.single_task<>([=]()) {
  int arr[1024];
  ...
  arr[i] = ...; //store to memory
  ...
  ... = arr[j] //load from memory
  ...
} //end kernel scope
```



# Pipeline Parallelism for Single Work-Item Kernels

- Single work-item kernels almost always contain an outer loop
- Work executing in multiple stages of the pipeline is called “pipeline parallelism”
- Pipelines from real-world code are normally hundreds of stages long
- **Your job is to keep the data flowing efficiently**

```
handle_single_task<>([=]() {  
    ... //accessor setup  
    for (int i=0; i<LIMIT; i++) {  
        c[i] += a[i] + b[i];  
    }  
});
```




# Dependencies Within the Single Work-Item Kernel

When a dependency in a single work-item kernel can be resolved by creating a path within the pipeline, the compiler will build that in.

```
handle.single_task<>([=]()) {  
    int b = 0;  
    for (int i=0; i<LIMIT; i++) {  
        b += a[i];  
    }  
});
```


**Key Concept**  
Custom built-in dependencies make FPGAs powerful for many algorithms



# How Do I Use Tasks and Still Get Data Parallelism?

The most common technique is to unroll your loops

```
handle.single_task<>([=]()) {  
    ... //accessor setup  
    #pragma unroll  
    for (int i=1; i<3; i++) {  
        c[i] += a[i] + b[i];  
    }  
});
```




# Unrolled Loops Still Get Pipelined

The compiler will still pipeline an unrolled loop, combining the two techniques

- A fully unrolled loop will not be pipelined since all iterations will kick off at once

```
handle.single_task<>([=]()) {  
    ... //accessor setup  
    #pragma unroll 3  
    for (int i=1; i<9; i++) {  
        c[i] += a[i] + b[i];  
    }  
};
```



# What About Task Parallelism?


FPGAs can run more than one kernel at a time

- The limit to how many independent kernels can run is the amount of resources available to build the kernels

Data can be passed between kernels using pipes

- Another great FPGA feature explained in the Intel® oneAPI DPC++ FPGA Optimization Guide

Representation of Gzip FPGA example included with the Intel oneAPI Base Toolkit



# So, Can We Build These? NDRange Kernels

- Kernels launched `parallel_for()` or `parallel_for_work_group()` with a NDRange/work-group size of  $>1$

```
...//application scope

queue.submit([&](handler &cgh) {
    auto A = A_buf.get_access<access::mode::read>(cgh);
    auto B = B_buf.get_access<access::mode::read>(cgh);
    auto C = C_buf.get_access<access::mode::write>(cgh);

    cgh.parallel_for<class VectorAdd>(num_items, [=](id<1> wiID) {
        c[wiID] = a[wiID] + b[wiID];
    });
});

...//application scope
```

Yes, no problem,  
and you will learn  
to code them!


But, **tasks** usually  
imply more optimal  
pipeline structures.

The loop  
optimizations are  
limited for  
NDRange kernels.

# Development Flow for Using FPGAs with the Intel<sup>®</sup> oneAPI Toolkits

# FPGA Development Flow with oneAPI

- FPGA Emulator target (Emulation)
  - Compiles in seconds
  - Runs completely on the host
- Optimization report generation
  - Compiles in seconds to minutes
  - Identify bottlenecks
- FPGA bitstream compilation
  - Compiles in hours
  - Enable profiler to get runtime analysis



# Anatomy of a Compiler Command Targeting FPGAs

```
dpcpp -fintel fpga *.cpp/*.o [device link options] [-Xs arguments]
```

Target Platform

Link Options

FPGA-Specific Arguments

Language  
DPCPP = Data  
Parallel C++

Input Files  
source or object

# Emulation

## Get it Functional

Does my code give me the correct answers?

# Emulation

- Quickly generate x86 executables that represent the kernel
- Debug support for
  - Standard DPC++ syntax, channels, print statements

```
dpcpp -fintel fpga <source_file>.cpp -DFPGA_EMULATOR
```



# Explicit Selection of Emulation Device

```
dpcpp -fintel fpga <source_file>.cpp -DFPGA_EMULATOR
```

- Declare the `device_selector` as type `cl::sycl::intel::fpga_emulator`
- Include `fpga_extensions.hpp`
- Include `-DFPGA_EMULATOR` in your compilation command

```
#include <CL/sycl/intel/fpga_extensions.hpp>
using namespace cl::sycl;
...

#ifdef FPGA_EMULATOR
    intel::fpga_emulator_selector device_selector;
#else
    intel::fpga_selector device_selector;
#endif

queue deviceQueue(device_selector);
...
```

# Using the Static Optimization Report

Get it Optimized

Where are the bottlenecks?

# Compiling to Produce an Optimization Report

## Two Step Method:

```
dpcpp -fintel FPGA <source_file>.cpp -c -o <file_name>.o  
dpcpp -fintel FPGA <file_name>.o -fsycl-link -Xshardware
```

## One Step Method:

```
dpcpp -fintel FPGA <source_file>.cpp -fsycl-link -Xshardware
```

The default value for `-fsycl-link` is `-fsycl-link=early` which produces an early image object file and report

A report showing optimization, area, and architectural information will be produced in `<file_name>.prj/reports/`

- We will discuss more about the report later

# FPGA Bitstream Compilation

## Check Runtime Behavior

Check what you can't check  
during static analysis

# Compile to FPGA Executable with Profiler Enabled

## Two Step Method:

```
dpcpp -fintel FPGA <source_file>.cpp -c -o <file_name>.o  
dpcpp -fintel FPGA <file_name>.o -Xshardware -Xsprofile
```

## One Step Method:


```
dpcpp -fintel FPGA <source_file>.cpp -Xshardware -Xsprofile
```

The profiler will be instrumented within the image and you will be able to run the executable to return information to import into Intel® Vtune Amplifier.

To compile to FPGA executable without profiler, leave off `-Xsprofile`.

# Compiling FPGA Device Separately and Linking

- In the default case, the DPC++ Compiler handles generating the host executable, device image, and final executable
- It is sometimes desirable to compile the host and device separately so changes in the host code do not trigger a long compile



# References and Resources

- Website hub for using FPGAs with oneAPI
  - <https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga.html>
- Intel® oneAPI Programming Guide
  - <https://software.intel.com/content/www/us/en/develop/download/intel-oneapi-programming-guide.html>
- Intel® oneAPI DPC++ FPGA Optimization Guide
  - <https://software.intel.com/content/www/us/en/develop/download/oneapi-fpga-optimization-guide.html>
- FPGA Tutorials GitHub
  - <https://github.com/intel/BaseKit-code-samples/tree/master/FPGATutorials>

# Lab: Practice the FPGA Development Flow

# Introduction to Optimizing FPGAs with the Intel oneAPI Toolkits

# Agenda

- Reports
- Loop Optimization
- Memory Optimization
- Other Optimization Techniques
- Lab: Optimizing the Hough Transform Kernel

# Reports

# HTML Report

Static report showing optimization, area, and architectural information

- Automatically generated with the object file
  - Located in `<file_name>.prj\reports\report.html`
- Dynamic reference information to original source code

# Optimization Report – Throughput Analysis

- Loops Analysis and Fmax II sections
- Actionable feedback on pipeline status of loops
- Show estimated Fmax of each loop

The screenshot displays a web-based optimization report for a file named 'fpga\_970fa3'. The report is titled 'Reports' and shows a 'Loops Analysis' section with a table of loop characteristics. The table includes columns for 'Pipelined', 'II', and 'Specu'. The analysis shows three kernel instances: 'const:Hough\_transform\_kernel.B1', 'const:Hough\_transform\_kernel.B3', and 'const:Hough\_transform\_kernel.B5'. The 'B3' instance is highlighted, and its details are shown in a separate section below. The details for 'const::Hough\_transform\_kernel.B3' indicate that it is executed serially across 'const:Hough\_transform\_kernel.B5' due to memory dependencies. The dependencies are listed as: 'From: Load Operation (hough\_transform.cpp: 107)' and 'To: Store Operation (hough\_transform.cpp: 107)'. The report also shows a code editor for 'hough\_transform.cpp' with the following code snippet:

```
Hough_transform_kernel>{[=]() {
  for (uint y=0; y<HEIGHT; y++) {
    for (uint x=0; x<WIDTH; x++){
      unsigned short int increment = 0;
      if (_pixels[(WIDTH*y)+x] != 0) {
        increment = 1;
      } else {
        increment = 0;
      }
      for (int theta=0; theta<THETAS;
          theta++){
        int rho = x*_cos_table[theta] +
          y*_sin_table[theta];
        _accumulators[(THETAS*(rho+RHOS
          ))+theta] += increment;
      }
    }
  }
}
```

# Optimization Report – Area Analysis

Generate detailed estimated area utilization report of kernel scope code

- Detailed breakdown of resources by system blocks
- Provides architectural details of HW
  - Suggestions to resolve inefficiencies

The screenshot shows a web browser window displaying an optimization report for 'fpga\_970fa3'. The report is titled 'Area Analysis of System' and includes a table with columns for 'ALUTs' and 'FFs'. A row for 'Private Variable: -'theta' (hough\_transform.cpp:105)' is highlighted in yellow, showing 27 ALUTs and 43 FFs. Below the table, a 'Details' section provides information about the variable 'theta', including its type (Register) and the number of registers (1) and their widths (9 and 32) and depths (342). The report also includes a code editor showing the source code for 'hough\_transform.cpp'.

	ALUTs	FFs
Function overhead	1338	2411
Private Variable: -'theta' (hough_transform.cpp:105)	27	43
Private Variable:	...	...


**Details**

**Private Variable: - 'theta' (hough\_transform.cpp:105):**

- Type: Register
- 1 register of width 9 and depth 342 (depth was increased by a factor of 339 due to a loop initiation interval of 339.)
- 1 register of width 32 and depth 342 (depth was increased by a factor of 339 due to a loop initiation interval of 339.)

# Optimization Report – Graph Viewer

- The system view of the Graph Viewer shows following types of connections
  - Control
  - Memory, if your design has global or local memory
  - Pipes, if your design uses pipes



Report: SimpleKernel - Mozilla Firefox

Report: SimpleKernel

file:///home/student/fpga\_trn/OCL\_19\_1/SimpleKernel/reports/report.html#view4

Reports Summary Throughput Analysis Area Analysis System Viewers

System Viewer Reset Zoom Clear Selection  Control  Memory

SimpleKernel.cl

```
1 //ACL Kernel
2 kernel
3 void SimpleKernel(__global const float * restrict in,
4                   __global const float * restrict in2, __global
5                   float * restrict out, uint N)
6 {
7     //Perform the Math Operation
8     for (uint index = 0; index < N; index++)
9         out[index] = in[index] * in2[index];
10 }
```

Store Info

- Width: 32 bits
- Type: Burst-coalesced
- Stall-free: No
- Start Cycle: 14
- Latency: 2

Global Memory

Details

Store:	
Width	32 bits
Type	Burst-coalesced
Stall-free	No
Start Cycle	14
Latency	2

# Optimization Report – Schedule Viewer

- Schedule in clock cycles for different blocks in your code

Reports Summary Throughput Analysis Area Analysis System Viewers

Schedule List (alpha)

- System
  - \_ZTSZZ4mai
    - const::Ho
    - const::Ho
    - const::Ho
    - const::Ho
      - Cluster
    - const::Ho
    - const::Ho
      - Cluster
    - const::Ho
    - const::Ho
      - Cluster

Schedule Viewer (alpha)

Cluster instruction schedule cycle

A Gantt chart titled 'Cluster instruction schedule cycle' showing the execution of instructions over 8 absolute clock cycles. The x-axis is labeled 'Absolute clock cycle' and ranges from 2 to 8. The y-axis lists instructions: 'ter 0', '+', 'Comp.', and 'Xor'. 'ter 0' is a long blue bar spanning from cycle 0 to 6. '+' is a blue bar from cycle 3 to 4. 'Comp.' is a blue bar from cycle 4 to 5. 'Xor' is a blue bar from cycle 4 to 5.

hough\_transform.cpp

```
1 #include <vector>
2 #include <CL/sycl.hpp>
3 #include <CL/sycl/intel/fpga_extensions.hpp>
4 #include <chrono>
5
6 // This file defines the sin and cos values for each degree up to 180
7 #include "sin_cos_values.h"
8
9 #define WIDTH 180
10 #define HEIGHT 120
11 #define IMAGE_SIZE WIDTH*HEIGHT
12 #define THETAS 180
13 #define RHOS 217 //Size of the image diagonally: (sqrt(180*2+120*2))
14 #define NS (1000000000.0) // number of nanoseconds in a second
15
16 using namespace std;
17 using namespace cl;
18
19 // This function reads in a bitmap and outputs an array of pixels
20 void read_image(char *image_array);
21
22 class Hough_Transform_kernel;
23
24 int main() {
25
26 //Declare arrays
```

Details

# HTML Kernel Memory Viewer

Helps you identify data movement bottlenecks in your kernel design. Illustrates:

- Memory replication
- Banking
- Implemented arbitration
- Read/write capabilities of each memory port

Reports Summary Throughput Analysis Area Analysis System Viewers

Memory List ▼

- System
  - \_ZTSZZ4mai
    - \_arg\_
    - AccessRa
    - AccessRa
    - accum
    - Id
    - Id (inline#
    - Id (inline#1
    - MemRang
    - MemRang
    - MemRang
    - Offset

Memory Viewer Reset Zoom Clear Selection

hough\_tra

```
1 #incl
2 #incl
3 #incl
4 #incl
5
6 // Th
7 #incl
8
9 #defi
10 #defi
11 #defi
12 #defi
13 #defi
14 #defi
15
16 using
17 using
18
19 // Th
20 void
21
22 class
23
24 int m
25
26 //D
```


Details

**accum\_local:**

Requested size	156240 bytes
Implemented size	256 kilobytes = $2^{\lceil \log_2(\text{Reque}) \rceil}$
Number of banks	1
Bank width (word size)	16 bits
Bank depth	131072 words

# Profiler

- Inserts counters and profiling logic into the HW design
- Dynamically reports the performance of kernels
- Enable using the `-Xsprofile` option with `dpcpp`



# Collecting Profiling Data

- Run the executable that integrates the kernel with the profiler using

```
aocl profile -s <path/to/source>.source /path/to/host-executable
```

- A profile.json file will be produced
- Import the profile.json file into the Intel® Vtune™ Profiler

# Importing Profile Data into Intel® Vtune™ Profiler

- Place the collect profile.json file in a folder by itself
- Open the Intel Vtune Profiler using the command `vtune-gui`
- Press the Import button at the top of the GUI



- Select Import raw trace data
- Navigate to the folder in the file browser (do not click into folder), and Open
- Click the Blue Import button in the GUI

# Loop Optimization

# Types of Kernels (Review)

- There are two types of kernels in Data Parallel C++
  - Single work-item
  - Parallel
- For FPGAs, the compiler will automatically detect the kind of kernel input
- Loop analysis will only be done for single work-item kernels
- Most loop optimizations will only apply to single work-item kernels
- Most optimized FPGA kernels are single work-item kernels

# Single Work-Item Kernels

- Single work items kernels are kernels that contain no reference to the work item ID.
- Usually launched with the group handler member function `single_task()`.
- Or, launched with other functions and given a work-group/NDRange size of 1.
- Almost always contain an outer loop.

```
...//application scope

queue.submit([&](handler &cgh) {
    auto A = A_buf.get_access<access::mode::read>(cgh);
    auto B = B_buf.get_access<access::mode::read>(cgh);
    auto C = C_buf.get_access<access::mode::write>(cgh);

    cgh.single_task<class swi_add>([=]() {
        for (unsigned i = 0; i < 128; i++) {
            c[i] = a[i] + b[i];
        }
    });
});

...//application scope
```

# NDRange Kernels

- Kernels launched with the command group handler member function `parallel_for()` or `parallel_for_work_group()` with a NDRange/work-group size of  $>1$ .
- Much of this section will not apply to NDRange kernels

```
...//application scope

queue.submit([&](handler &cgh) {
    auto A = A_buf.get_access<access::mode::read>(cgh);
    auto B = B_buf.get_access<access::mode::read>(cgh);
    auto C = C_buf.get_access<access::mode::write>(cgh);


    cgh.parallel_for<class VectorAdd>(num_items, [=](id<1> wiID) {
        c[wiID] = a[wiID] + b[wiID];
    });
});

...//application scope
```

# Understanding Initiation Interval

- dpcpp will infer **pipelined parallel** execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle

```
...  
cgh.single_task<class swi_add>([=]()) {  
    for (unsigned i = 0; i < 128; i++) {  
        c[i] = a[i] + b[i];  
    }  
});  
...
```




**n** - Iteration number

# Understanding Initiation Interval

- dpcpp will infer **pipelined parallel** execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle

```
...  
cgh.single_task<class swi_add>([=]()) {  
    for (unsigned i = 0; i < 128; i++) {  
        c[i] = a[i] + b[i];  
    }  
});  
...
```




**n** - Iteration number

# Understanding Initiation Interval

- dpcpp will infer **pipelined parallel** execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle


```
...
cgh.single_task<class swi_add>([=]()) {
    for (unsigned i = 0; i < 128; i++) {
        c[i] = a[i] + b[i];
    }
};
...
```




# Loop Pipelining vs Serial Execution

**Serial execution** is the worst case. One iteration needs to complete **fully** before a new piece of data enters the pipeline.

Worst Case




Best Case



# In-Between Scenario

- Sometimes you must wait more than one clock cycle to input more data
- Because dependencies can't resolve fast enough
- How long you have to wait is called **Initiation Interval** or **II**
- Total number of cycles to run kernel is about (loop iterations)\*II
  - (neglects initial latency)
- Minimizing II is **key** to performance



# Why Could This Happen?

- Memory Dependency

- Kernel cannot retrieve data fast enough from memory

Report: fpga\_970fa3 - Mozilla Firefox

file:///home/student/DevConFPGALab/original/fpga.prj/reports/report.html#view2

Reports Summary Throughput Analysis Area Analysis System Viewers

Loops Analysis  Show fully unrolled loops

	Pipelined	II	Speculated iterations	Details
Kernel: const:Hough_transform_kernel (hough_transfo...				Single work-it...
const:Hough_transform_kernel.B1 (hough_transfor...	Yes	>=1	0	Serial exe: Me...
const:Hough_transform_kernel.B3 (hough_tran...	Yes	>=1	0	Serial exe: Me...
const:Hough_transform_kernel.B5 (hough_...	Yes	~339	1	Memory dep...

```
91 auto_sin_table = sin_table_buf.get_access<sycl::access::mode
92 auto_cos_table = cos_table_buf.get_access<sycl::access::mode
93 auto_accumulators = accumulators_buf.get_access<sycl::access
94
95 //Call the kernel
96 cgh.single_task<class Hough_transform_kernel>{[=]() {
97     for (uint y=0; y<HEIGHT; y++){
98         for (uint x=0; x<WIDTH; x++){
99             unsigned short int increment = 0;
100             if (_pixels[(WIDTH*y)+x] != 0) {
101                 increment = 1;
102             } else {
103                 increment = 0;
104             }
105             for (int theta=0; theta<THETAS; theta++){
106                 int rho = x*_cos_table[theta] + y*_sin_table[theta];
107                 _accumulators[(THETAS*(rho+RHOS))+theta] += increment
108             }
109         }
110     }
111 }
112 };
```

`_accumulators[(THETAS*(rho+RHOS))+theta] += increment;`

Details

const:Hough\_transform\_kernel.B5:

- Compiler failed to schedule this loop with smaller II due to memory dependency:
  - From: Load Operation (hough\_transform.cpp: 107)
  - To: Store Operation (hough\_transform.cpp: 107)
- Compiler failed to schedule this loop with smaller II due to memory dependency:
  - From: Load Operation (hough\_transform.cpp: 106 > accessor.hpp: 928)

`_accumulators[(THETAS*(rho+RHOS))+theta] += increment;`

Value must be retrieved from global memory and incremented

# What Can You Do? Use Local Memory

Transfer global memory contents to local memory before operating on the data

```
...
constexpr int N = 128;
queue.submit([&](handler &cgh) {
    auto A =
        A_buf.get_access<access::mode::read_write>(cgh);

    cgh.single_task<class unoptimized>([=]() {
        for (unsigned i = 0; i < N; i++)
            A[N-i] = A[i];
    });
});
...

```

Non-optimized

```
...
constexpr int N = 128;
queue.submit([&](handler &cgh) {
    auto A =
        A_buf.get_access<access::mode::read_write>(cgh);

    cgh.single_task<class optimized>([=]() {
        int B[N];

        for (unsigned i = 0; i < N; i++)
            B[i] = A[i];

        for (unsigned i = 0; i < N; i++)
            B[N-i] = B[i];

        for (unsigned i = 0; i < N; i++)
            A[i] = B[i];
    });
});
...

```

Optimized

# What Can You Do? Tell the Compiler About Independence

- `[[intel FPGA::ivdep]]`
  - Dependencies ignored for all accesses to memory arrays

```
[[intel FPGA::ivdep]]
for (unsigned i = 1; i < N; i++) {
    A[i] = A[i - X[i]];
    B[i] = B[i - Y[i]];
}
```

Dependency ignored for A and B array

- `[[intel FPGA::ivdep(array_name)]]`
  - Dependency ignored for only `array_name` accesses

```
[[intel FPGA::ivdep(A)]]
for (unsigned i = 1; i < N; i++) {
    A[i] = A[i - X[i]];
    B[i] = B[i - Y[i]];
}
```

Dependency ignored for A array  
Dependency for B still enforced

# Why Else Could This Happen?

- Data Dependency

- Kernel cannot complete a calculation fast enough

```
r_int[k] = ((a_int[k] / b_int[k]) / a_int[1]) / r_int[k-1];
```

Difficult double precision floating point operation must be completed

The screenshot shows a report viewer for 'Report: fpga\_0cbd30'. The 'Loops Analysis' section is active, displaying a table with columns: Pipelined, II, Speculated iterations, and Details. The table lists several loops, with 'SimpleAdd.B3 (memory\_dep.cpp:76)' highlighted in yellow and marked with 'Data dependency' in the Details column. An orange arrow points from this entry to a code snippet in the 'memory\_dep.cpp' file. The code snippet shows a kernel function with two nested loops. The inner loop (lines 77-78) is highlighted with a red box and contains the line: `r_int[k] = ((a_int[k] / b_int[k]) / a_int[1]) / r_int[k-1];`. Below the table, the 'Details' section for 'SimpleAdd.B3' is expanded, showing a list of characteristics: 'Most critical loop feedback path during scheduling' (36.00 clock cycles for a 64-bit Double-precision Floating-point Divide Operation), 'Hyper-Optimized loop structure: n/a', 'Stallable instruction: None', and 'Maximum concurrent iterations: Capacity of loop'.

	Pipelined	II	Speculated iterations	Details
Kernel: SimpleAdd (memory_dep.cpp:66)				Single work-item...
SimpleAdd.B2 (memory_dep.cpp:71)	Yes	~1	3	
SimpleAdd.B3 (memory_dep.cpp:76)	Yes	38	3	Data dependency
SimpleAdd.B4 (memory_dep.cpp:80)	Yes	~1	3	

```
63
64
65
66 // Kernel
67 cgh.single_task<class SimpleAdd>([=]() {
68     double a_int[ARRAY_SIZE];
69     double b_int[ARRAY_SIZE];
70     double r_int[ARRAY_SIZE];
71
72     for (int i=0; i<ARRAY_SIZE; i++) {
73         a_int[i] = a[i];
74         b_int[i] = b[i];
75     }
76
77     for (int k = 1; k < ARRAY_SIZE; ++k) {
78         r_int[k] = ((a_int[k] / b_int[k]) / a_int[1]) / r_int[k-1];
79     }
80
81     for (int i=0; i<ARRAY_SIZE; i++) {
82         r[i] = r_int[i];
83     });
84 });
85
86 deviceQueue->throw_asynchronous();
87
88 } catch (cl::sycl::exception const& e) {
```

**SimpleAdd.B3:**

- Most critical loop feedback path during scheduling:
  - 36.00 clock cycles 64-bit Double-precision Floating-point Divide Operation (memory\_dep.cpp: 77)
- Hyper-Optimized loop structure: n/a
- Stallable instruction: None
- Maximum concurrent iterations: Capacity of loop

# What Can You Do?


- Do a simpler calculation
- Pre-calculate some of the operations on the host
- Use a simpler type
- Use floating point optimizations (discussed later)
- Advanced technique: Increase time (pipeline stages) between start of calculation and when you use answer
  - See the “Relax Loop-Carried Dependency” in the Optimization Guide for more information

# How Else to Optimize a Loop? Loop Unrolling

The compiler will still pipeline an unrolled loop, combining the two techniques

- A fully unrolled loop will not be pipelined since all iterations will kick off at once

```
handle.single_task<>([=]()) {  
    ... //accessor setup  
    #pragma unroll 3  
    for (int i=1; i<9; i++) {  
        c[i] += a[i] + b[i];  
    }  
};
```



# Fmax

- The clock frequency the FPGA will be clocked at depends on what hardware your kernel compiles into
- More complicated hardware cannot run as fast
- The whole kernel will have one clock
- The compiler's heuristic is to sacrifice clock frequency to get a higher II

A slow operation can slow down your entire kernel by lowering the clock frequency

# How Can You Tell This Is a Problem?

Fmax II report tells you the target frequency for each loop in your code.

```
cgh.single_task<example>([=]()) {  
    int res = N;  
    #pragma unroll 8  
    for (int i = 0; i < N; i++) {  
        res += 1;  
        res ^= i;  
    }  
    acc_data[0] = res;  
});
```

f <sub>MAX</sub> II Report					
	Target II	Scheduled fMAX	Block II	Latency	Max Interleaving Iterations
Kernel: example ( Target Fmax : Not specified MHz ) ( fmaxii.cpp:23 )					
Block: example.B0	Not specified	240.0	1	2	1
Block: example.B2	Not specified	240.0	1	6	1
Loop: example.B1 (fmaxii.cpp:26)					
Block: example.B1	Not specified	106.5	2	7	1

# What Can You Do?

- Make the calculation simpler
- Tell the compiler you'd like to change the trade off between II and Fmax
  - Attribute placed on the line before the loop
  - Set to a higher II than what the loop currently has

```
[[intel FPGA::ii(n)]]
```

# Area

The compiler sacrifices area in order to improve loop performance. What if you would like to save on the area in some parts of your design?

- Give up II for less area
  - Set the II higher than what compiler result is

```
[[intel FPGA::ii(n)]]
```

- Give up loop throughput for area
  - Compiler increases loop concurrency to achieve greater throughput
  - Set the max\_concurrency value lower than what the compiler result is


```
[[intel FPGA::max_concurrency(n)]]
```

# Memory Optimization

# Memory Model

- Private Memory
  - On-chip memory, unique to work-item
- Local Memory
  - On-chip memory, shared within workgroup
- Global Memory
  - Visible to all workgroups

These are the same for single\_task kernels



# Understanding Board Memory Resources

Memory Type	Physical Implementation	Latency for random access (clock cycles)	Throughput (GB/s)	Capacity (MB)
Global	DDR	240	34.133	8000
Local	On-chip RAM	2	~8000	66
Private	On-chip RAM / Registers	2/1	~240	0.2

Key takeaway: many times the solution for a bottleneck caused by slow memory access will be to use local memory instead of global

# Global Memory Access is Slow – What to Do? (4)

We've seen this before... This will appear as a *memory dependency* problem

Transfer global memory contents to local memory before operating on the data

```
...
constexpr int N = 128;
queue.submit([&](handler &cgh) {
    auto A =
        A_buf.get_access<access::mode::read_write>(cgh);

    cgh.single_task<class unoptimized>([=]() {
        for (unsigned i = 0; i < N; i++)
            A[N-i] = A[i];
    });
});
...

```

Non-optimized

```
...
constexpr int N = 128;
queue.submit([&](handler &cgh) {
    auto A =
        A_buf.get_access<access::mode::read_write>(cgh);

    cgh.single_task<class optimized>([=]() {
        int B[N];

        for (unsigned i = 0; i < N; i++)
            B[i] = A[i];

        for (unsigned i = 0; i < N; i++)
            B[N-i] = B[i];

        for (unsigned i = 0; i < N; i++)
            A[i] = B[i];
    });
});
...

```


Optimized

# Local Memory Bottlenecks

If more load and store points want to access the local memory than there are ports available, arbiters will be added

These can stall, so are a potential bottleneck

Show up in red in the Memory Viewer section of the optimization report



# Local Memory Bottlenecks



Natively, the memory architecture has 2 ports

The compiler optimizes memory accesses to map to these without arbitration


Your job is to write code the compiler can optimize

# Double-Pumped Memory Example

Increase the clock rate to 2x

Compiler can automatically implement double-pumped memory – turning 2 ports to 4

```
//kernel scope
...
int array[1024];
array[ind1] = val;
array[ind1+1] = val;
calc = array[ind2] + array[ind2+1];
...
```



# Local Memory Replication Example

```
//kernel scope
...
    int array[1024];
    int res = 0;


    (ST)array[ind1] = val;
    #pragma unroll
    for (int i = 0; i < 9; i++)
    (LD)    res += array[ind2+i];

    calc = res;
...

```

Turn 4 ports of double-pumped memory to unlimited ports

Drawbacks: logic resources, stores must go to each replication



# Coalescing


```
//kernel scope
...
local int array[1024];
int res = 0;

#pragma unroll
for (int i = 0; i < 4; i++)
    array[ind1*4 + i] = val;

#pragma unroll
for (int i = 0; i < 4; i++)
    res += array[ind2*4 + i];

calc = res;
...
```

Continuous addresses can be coalesced into wider accesses



# Banking

Divide the memory into independent fractional pieces (banks)

```
//kernel scope
```

```
...
```

```
int array[1024][2];
```

```
array[ind1][0] = val1;
```

```
array[ind2][1] = val2;
```

```
calc = (array[ind2][0] +  
        array[ind1][1]);
```

```
...
```

LD

ST

LD

ST

array  
Bank 0

R

W

Bank 1

R

W

Compiler looks at lower indices by default

Indices for banking must be a power of 2 size

# Attributes for Local Memory Optimization


Note: Let the compiler try on it's own first. It's very good at inferring an optimal structure!

Attribute	Usage
numbanks	[[intelfpga::numbanks(N)]]
bankwidth	[[intelfpga::bankwidth(N)]]
singlepump	[[intelfpga::singlepump]]
doublepump	[[intelfpga::doublepump]]
max_replicates	[[intelfpga::max_replicates(N)]]
simple_dual_port	[[intelfpga::simple_dual_port]]

Note: This is not a comprehensive list. Consult the Optimization Guide for more.

# Pipes – Element the Need for Some Memory

Create custom direct point-to-point communication between CCPs with Pipes




# Task Parallelism By Using Pipes

Launch separate kernels simultaneously

Achieve synchronization and data sharing using pipes

Make better use of your hardware



# Lab: Optimizing the Hough Transform Kernel

# Other Optimization Techniques

# Avoid Expensive Functions

- Expensive functions take a lot of hardware and run slow
- Examples
  - Integer division and modulo (remainder) operators
  - Most floating-point operations except addition, multiplication, absolution, and comparison
  - Atomic functions

# Inexpensive Functions

- Use instead of expensive functions whenever possible
  - Minimal effects on kernel performance
  - Consumes minimal hardware
- Examples
  - Binary logic operations such as AND, NAND, OR, NOR, XOR, and XNOR
  - Logical operations with one constant argument
  - Shift by constant
  - Integer multiplication and division by a constant that is to the power of 2
  - Bit swapping (Endian adjustment)

# Use Least-“Expensive” Data Type

- Understand cost of each data type in latency and logic usage
  - Logic usage may be  $> 4x$  for double vs. float operations
  - Latency may be much larger for float and double operations compared to fixed point types
- Measure or restrict the range and precision (if possible)
  - Be familiar with the width, range and precision of data types
  - Use half or single precision instead of double (default)
  - Use fixed point instead of floating point
  - Don't use float if short is sufficient

# Floating-Point Optimizations

- Apply to `half`, `float` and `double` data types
- Optimizations will cause small differences in floating-point results
  - **Not** IEEE Standard for Floating-Point Arithmetic (IEEE 754-2008) compliant
- Floating-point optimizations:
  - Tree Balancing
  - Reducing Rounding Operations

# Tree-Balancing

- Floating-point operations are not associative
  - Rounding after each operation affects the outcome
  - ie.  $((a+b) + c) \neq (a+(b+c))$
- By default the compiler doesn't reorder floating-point operations
  - May create an imbalance in a pipeline, costs latency and possibly area
- Manually enable compiler to balance operations
  - For example, create a tree of floating-point additions in SGEMM, rather than a chain
  - Use **-Xsfp-relaxed=true** flag when calling dpcpp

# Rounding Operations

- For a series of floating-point operations, IEEE 754 require multiple rounding operation
- Rounding can require significant amount of hardware resources
- Fused floating-point operation
  - Perform only one round at the end of the tree of the floating-point operations
  - Other processor architectures support certain fused instructions such as fused multiply and accumulate (FMAC)
  - Any combination of floating-point operators can be fused
- Use dpcpp compiler switch `-Xsfpc`

# References and Resources

# References and Resources

- Website hub for using FPGAs with oneAPI
  - <https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga.html>
- Intel® oneAPI Programming Guide
  - <https://software.intel.com/content/www/us/en/develop/download/intel-oneapi-programming-guide.html>
- Intel® oneAPI DPC++ FPGA Optimization Guide
  - <https://software.intel.com/content/www/us/en/develop/download/oneapi-fpga-optimization-guide.html>
- FPGA Tutorials GitHub
  - <https://github.com/intel/BaseKit-code-samples/tree/master/FPGATutorials>

# Upcoming Training

These online trainings are being developed throughout 2020

- Converting OpenCL Code to DPC++
- Loop Optimization for FPGAs with Intel oneAPI Toolkits
- Memory Optimization for FPGAs with Intel oneAPI Toolkits

...and others!

# Legal Disclaimers/Acknowledgements

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. Check with your system manufacturer or retailer or learn more at [www.intel.com](http://www.intel.com).

Intel, the Intel logo, Intel Inside, the Intel Inside logo, MAX, Stratix, Cyclone, Arria, Quartus, HyperFlex, Intel Atom, Intel Xeon and Enpirion are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

OpenCL is the trademark of Apple Inc. used by permission by Khronos

\*Other names and brands may be claimed as the property of others

© Intel Corporation

# Notices & Disclaimers

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. No product or component can be absolutely secure. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at [intel.com](http://intel.com), or from the OEM or retailer.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright ©, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, VTune, and OpenVINO are trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries.

## **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

