# Mixed-Language Programming with Fortran and Data Parallel C++

Christoph Bauinger (Technical Consulting Engineer Intern) James Tullos (Technical Consulting Engineer)



### Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation. Learn more at intel.com or from the OEM or retailer.

Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

**Optimization Notice:** Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804. <a href="https://software.intel.com/en-us/articles/optimization-notice">https://software.intel.com/en-us/articles/optimization-notice</a>

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See backup for configuration details. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

### Goals

- Offload computationally intensive tasks in existing Fortran code using DPC++
- Use as much of the existing Fortran code as possible and use DPC++ only for offload
- Minimize changes to the code
- Establish BKMs, patterns and designs useful for DPC++ code migration
- Quantify and compare performance (DPC++, OMP)

### Code Analysis – The Driver

100	<pre>call write_state_stats("Input State", log_file_unit)</pre>	
101		
102	! Get the start time	
103	call system_clock(count_start, count_rate)	
104		
105	#ifdef ENABLE_GPTL	
106	if (do_profile == 1) then	
107	<pre>ret = gptlstart('kernel')</pre>	
108	end if	
109		fflaad
110		IIIUau
111	··!·Run·the·kernel	
112	··!\$OMP·parallel·do·schedule(runtime)	
113	- do k=1, npz	
114	<pre>call c_sw(sw_corner, se_corner, nw_corner, ne_corner,</pre>	
115	rarea, rarea_c, sin_sg, cos_sg, sina_v, cosa_v, &	
116	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc, &	
117	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, &	
118	<pre>delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), &amp;</pre>	
119	pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), &	
120	w(isd,jsd,k), uc(isd,jsd,k), vc(isd,jsd,k), &	
121	ua(isd,jsd,k), va(isd,jsd,k), wc(isd,jsd,k), &	
122	ut(isd,jsd,k), vt(isd,jsd,k), divg_d(isd,jsd,k), dt2)	
123	enddo	
124		
125	#ifdef ENABLE_GPTL	
126	<pre>if (do_profile == 1) then</pre>	
127	ret = gptlstop('kernel')	
128	end if	
129	#endif	
130		
131	··! Get the stop time	
132	<pre>call system_clock(count_end, count_rate)</pre>	
133		
134	· ! Write the output state statistics to the log file	
135	call write state stats("Output State", log_file_unit)	

### Driver – in Fortran

83	
84	
85	
86	··!·Top-level·routine·for·c_sw·kernel
87	
88	<pre>subroutine c_sw(sw_corner, se_corner, nw_corner, ne_corner, &amp;</pre>
89	<pre></pre>
90	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc, &
91	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, delpc, &
92	delp, ptc, pt, u, v, w, uc, vc, ua, va, wc, ut, &
93	vt, divg_d, dt2)
94	
95	logical, intent( in) :: sw_corner, se_corner, ne_corner, nw_corner
96	real, intent( in), dimension(isd:ied, jsd:jed ) :: rarea
97	real, intent( in), dimension(isd:ied+1,jsd:jed+1 ) :: rarea_c
98	real, intent( in), dimension(isd:ied, jsd:jed, 9) :: sin_sg, cos_sg
99	<pre>real, intent( in), dimension(isd:ied, jsd:jed+1 ) :: sina_v, cosa_v</pre>
100	<pre>real, intent( in), dimension(isd:ied+1,jsd:jed ) :: sina_u, cosa_u</pre>
101	<pre>real, intent( in), dimension(isd:ied+1,jsd:jed+1 ) :: fC</pre>
102	<pre>real, intent( in), dimension(isd:ied+1,jsd:jed ) :: rdxc, dy, dxc</pre>
103	<pre>real, intent( in), dimension(isd:ied, jsd:jed+1 ) :: rdyc, dx, dyc</pre>
104	<pre>real, intent( in), dimension(isd:ied, jsd:jed ) :: cosa_s</pre>
105	<pre>real, intent( in), dimension(isd:ied+1,jsd:jed ) :: rsin_u</pre>
106	<pre></pre>
107	<pre>real,intent(in), dimension(isd:ied,jsd:jed) :: rsin2, dxa, dy</pre>
108	<pre>real,intent(inout), dimension(isd:ied,jsd:jed+1) :: u, vc</pre>
109	<pre>real,intent(inout), dimension(isd:ied+1,jsd:jed) :: v, uc</pre>
110	<pre>real,intent(inout), dimension(isd:ied,jsd:jed) :: delp, pt, ua</pre>
111	<pre>real, intent(inout), dimension(isd:ied, jsd:jed ) :: va, ut, vt, w</pre>
112	<pre>real,intent(out), dimension(isd:ied,jsd:jed) :: delpc, ptc, wc</pre>
113	<pre>real,intent(out), dimension(isd:ied+1,jsd:jed+ 1 ) :: divg_d</pre>
114	real, intent( in)
115	
116	····!·Local:
117	<pre>real, dimension(is-1:ie+1, js-1:je+1) :: vort, ke</pre>
118	<pre>real, dimension(is-1:ie+2, js-1:je+1) :: fx, fx1, fx2</pre>
119	<pre>real, dimension(is-1:ie+1, js-1:je+2) :: fy, fy1, fy2</pre>
120	···real·····dt4
121	····integer······
122	· · · integer · · · · · · · · · · · · · · · · · · ·
123	· · · · integer

Kernel Parameters: 2- and 3dimensional arrays

4

### Code Analysis – Kernel c\_sw

 Kernel consists of function calls and nested loops

~800 lines of c\_sw kernel
 Fortran code

130
131 ····iep1 = ie + 1
132 ····jep1 = je + 1
133
134 🗸 🗤 call d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner,&
135 ················sin_sg, cosa_u, cosa_v, cosa_s, rsin_u, rsin_v, rsin2, &
136 ····································
137
138 $\vee$ if ( nord > 0 ) then
139 🗸 🗤 🗤 call divergence_corner(sw_corner, se_corner, ne_corner, nw_corner, &
140 ······
141 ···································
142 ····endif
143
144 🗸 🚽 do j = js-1, jep1
145 🗸 🗤 do i = is-1, iep1+1
146 $\vee$ if (ut(i, j) > 0.) then
147 ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i-1, j, 3)
148 🗸 🖂 else
149 ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i, j, 1)
150 ·····end·if
151 ·····enddo
152 ·····enddo
153 ∨ do j = js-1, je+2
154 ∨ do i = is-1, iep1
155 $\vee$ if (vt(i, j) > 0.) then
156 vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4)
157 🗸 🖓 else
158 vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j, 2)
159 end if
160 ·····enddo
161 ·····enddo
162

Piece of the kernel code

### Code Flow Chart

### Serial



### Code Flow Chart

### OMP parallel



### Possible Offload - Approach 'Loop'



### Possible Offload - Approach 'Outer'



- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'

82	
83	
84	
85	
86	··!·Top-level·routine·for·c_sw·kernel
87	
88	<pre>subroutine c_sw(sw_corner, se_corner, nw_corner, ne_corner, &amp;</pre>
89	rarea, rarea_c, sin_sg, cos_sg, sina_v, cosa_v, &
90	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc, &
91	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, delpc, &
92	delp, ptc, pt, u, v, w, uc, vc, ua, va, wc, ut, &
93	••••••••••••••••••••••••••••••••••••••
94	
95	<pre>logical, intent(in) :: sw_corner, se_corner, ne_corner, nw_corner</pre>
96	<pre>real,intent(in), dimension(isd ied,jsd:jed) -:: rarea</pre>
97	<pre>real,intent(in), dimension(isd:ied+1,jsd:jed+1) :: rarea_c</pre>
98	<pre>real, intent(in), dimension(isd:ied, jsd:jed, 9) :: sin_sg, cos_sg</pre>
99	<pre>real,intent(in), dimension(isd:ied, jsd:jed+1.) :: sina_v, cosa_v</pre>
100	<pre>real,intent(in), dimension(isd:ied+1,jsd:jed) :: sina_u, cosa_u</pre>
101	<pre>real,intent(in), dimension(isd:ied+1,jsd:jed+1) :: fC</pre>
102	<pre>real, intent( in), dimension(isd:ied+1,jsd:jed ) :: rdxc, dy, dxc</pre>
103	<pre>real,intent(in), dimension(isd:ied,jsd:jed+1) :: rdyc, dx, dyc</pre>
104	<pre>real,intent(in), dimension(isd:ied, jsd:jed) :: cosa_s</pre>
105	<pre>real,intent(in), dimension(isd:ied+1,jsd:jed) :: rsin_u</pre>
106	<pre>real,intent(in), dimension(isd:ied, jsd:jed+1.) :: rsin_v</pre>
107	<pre>real,intent(in), dimension(isd:ied,jsd:jed) -:: rsin2, dxa, dya</pre>
108	<pre>real,intent(inout), dimension(isd:ied, jsd:jed+1.)u, vc</pre>
109	<pre>    real,intent(inout), dimension(isd:ied+1,jsd:jed) :: v, uc</pre>
110	<pre>real, intent(inout), dimension(isd:ied, jsd:jed ) :: delp, pt, ua</pre>
111	<pre>real,intent(inout), dimension(isd:ied, jsd:jed) :: va, ut, vt, w</pre>
112	<pre>real,intent(out), dimension(isd:ied,jsd:jed) :: delpc, ptc, wc</pre>
113	<pre>real,intent(out), dimension(isd:ied+1,jsd:jed+ 1 ) :: divg_d</pre>
114	<pre>real,intent(in)</pre>
115	
116	!-Local:
117	real, dimension(is-1:ie+1, js-1:je+1) :: vort, ke
118	<pre>real, dimension(is-1:ie+2, js-1:je+1) :: fx, fx1, fx2</pre>
119	real, dimension(is-1:ie+1, js-1:je+2) :: fy, fy1, fy2
120	····real······: dt4
121	· · · integer · · · · · · · · · · · · · · · · · · ·
122	integer :: iep1, jep1
123	····integer···································

- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'

### c\_sw code

130
131 · iep1 = ie + 1
132 · jep1 = je + 1
133
134 🗸 🚽 call d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner,&
135 sin_sg, cosa_u, cosa_v, cosa_s, rsin_u, rsin_v, rsin2, &
136 dya, dya, dya, u, v, ua, va, uc, vc, ut, vt)
137
138 $\vee$ if (nord > 0) then
139 🗸 🖂 call divergence_corner(sw_corner, se_corner, ne_corner, nw_corner, &
140 v v v v v v v v v v v v v v v v v v v
141 ···································
142 endif
143
144 🗸 🗤 do j = js-1, jep1
145 🗸
146 $\vee$ if (ut(i, j) > 0.) then
147 ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i-1, j, 3)
148 v else
149 ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i, j, 1)
150 ····end if
151 · · · · enddo
152 · · enddo
153 🗸 - do j = js-1, je+2
154 🗸 - do i = is-1, iep1
155 $\vee$ of (vt(i, j) > 0.) then
156 vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4)
157 $\vee$ · · · · · · · · · · · · · · · · · · ·
158 vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j, 2)
159 · · · · · · · · · · · · · · · · · · ·
160 ·····enddo
161 · enddo
162

- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'

13	0	
13	1	····iep1 = ie + 1
13	2	jep1 = je + 1
13		
13	4 ~	<pre>call d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner,</pre>
13	5	<pre> www.www.sin_sg, cosa_u, cosa_v, cosa_s, rsin_u, rsin_v, rsin2, &amp; </pre>
13	6	······································
13	7	
13	8 ~	····if·(·nord·>·0·)·then
13		call divergence_corner(sw_corner, se_corner, ne_corner, nw_corner, &
14	0	&
14	1	dxc, dyc, u, v, ua, va, divg_d)
14	2	endif
14		
14	4 ~	do j = js-1, jep1
14	5 ~	do-i-=-is-1,_iep1+1
14	6 ~	····if·(ut(i,j) > 0.) then
14	7	ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i-1, j, 3)
14	8 ~	·····else
14		ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i, j, 1)
15	0	•••••end if
15	1	····enddo
15	2	· · · enddo
15		do-j-=-js-1, je+2
15	4 ~	····do·i·=·is-1, ·iep1
15	5 ~	if-(vt(i, j)->-0.) then
15	6	v vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4)
15	7 ~	·····else
15	8	v := v :
15		······end·if
16	0	· · · · · enddo
16	1	· · · · enddo
16	2	

- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'

130	
131	iep1 = ie + 1
132	jep1 = je + 1
133	
134	<pre>  call d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner,</pre>
135	······································
136	······································
137	
138	<pre>v if ( nord &gt; 0 ) then</pre>
139	<pre>&gt; call-divergence_corner(sw_corner, se_corner, ne_corner, nw_corner, &amp;</pre>
140	<pre>work and the second secon</pre>
141	······································
142	••••endif
143	
144	<pre>✓ ·· · do · j · = · js - 1, · jep1</pre>
145	<pre></pre>
146	$\vee$ ·····if (ut(i, j) > 0.) then
147	$(i, j) * sin_sg(i-1, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i-1, j, 3)$
148	✓ ·····else
149	<pre>ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i, j, 1)</pre>
150	·····end·if
151	·····enddo
152	····enddo
153	<pre>✓ do j = js-1, je+2</pre>
154	<pre>✓ do i = is-1, iep1</pre>
155	$\vee$ of (vt(i, j) > 0.) then
156	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4)
157	✓ ·····else
158	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j, 2)
159	·····end·if
160	·····enddo
161	· · · enddo
162	

- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'



- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'

100	<pre>call write_state_stats("Input State", log_file_unit)</pre>
101	
102	!-Get the start time
103	<pre>call system_clock(count_start, count_rate)</pre>
104	
105	#ifdef ENABLE_GPTL
106	<pre>if (do_profile == 1) then</pre>
107	ret = gptlstart('kernel')
108	end if
109	#endif
110	
111	··!·Run·the·kernel
112	<pre>* !\$OMP parallel do schedule(runtime)</pre>
113	do k=1, npz
114	<pre>call c_sw(sw_corner, se_corner, nw_corner, ne_corner,</pre>
115	rarea, rarea_c, sin_sg, cos_sg, sina_v, cosa_v, ·····&
116	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc, &
117	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, &
118	<pre>delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), &amp;</pre>
119	pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), &
120	w(isd,jsd,k), uc(isd,jsd,k), vc(isd,jsd,k), &
121	ua(isd,jsd,k), va(isd,jsd,k), wc(isd,jsd,k), &
122	ut(isd,jsd,k), vt(isd,jsd,k), divg_d(isd,jsd,k), dt2)
123	enddo
124	
125	#ifdef ENABLE_GPTL
126	<pre>if (do_profile == 1) then</pre>
127	····ret·=·gptlstop('kernel')
128	- end if
129	#endif
130	
131	··! Get the stop time
132	<pre>call system_clock(count_end, count_rate)</pre>
133	
134	· ! Write the output state statistics to the log file
135	<pre>call write_state_stats("Output State", log_file_unit)</pre>
100	

- Non-zero start of Fortran arrays
- Non-zero start of loops
- Fortran column-major vs C++ rowmajor
- Access operator in Fortran differs from C++
- No memory allocations in device code
- Many arrays as parameters
- Solution: Two step migration to C++ and then DPC++, use Approach 'Outer'



### Challenges Fortran - C++

- Main Issue: Array Indexing
  - Unit stride is inner index in Fortran vs outer in C++
  - Non-zero indexing in Fortran possible (and used in code)

 Solution: Class OffsetArray (1D, 2D, 3D) wrapping dynamic array emulating Fortran style arrays (see Figure)

1	template <class t=""></class>
2	class OffsetArray
3	{
4	const int istart;
5	const int iend;
6	T * const values;
7	
8	-public:
9	
10	OffsetArray(int istart_in, int iend_in) :
11	<pre>istart(std::min(istart_in, iend_in)),</pre>
12	<pre>iend(std::max(istart_in, iend_in)),</pre>
13	<pre>values(new T[iend-istart+1])</pre>
14	
15	····}
16	
17	~OffsetArray() {
18	<pre>delete [] values;</pre>
19	····}
20	
21	<pre>T &amp; operator() (int i) {</pre>
22	<pre>const int index=i-istart;</pre>
23	<pre>return values[index];</pre>
24	· · · · }
25	
26	};
27	
28	
29	
30	////USAGE/////
31	<pre>int main()</pre>
32	{
33	OffsetArray <double> u(5, 10);</double>
34	u(5) = 1.0;
35	}
36	

### Fortran - C++ Code Comparison

### Fortran

133	
134	<pre>call d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner, &amp;</pre>
135	sin_sg, cosa_u, cosa_v, cosa_s, rsin_u, rsin_v, rsin2, &
136	dxa, dya, u, v, ua, va, uc, vc, ut, vt)
137	
138	if ( nord > 0 ) then
139	<pre>call divergence_corner(sw_corner, se_corner, ne_corner, nw_corner, &amp;</pre>
140	www.second.com/www.second.com/www.second.com/www.second.com/www.second.com/www.second.com/www.second.com/www.se
141	······································
142	endif
143	
144	do j = js-1, jep1
145	do i = is-1, iep1+1
146	if $(ut(i, j) > 0.)$ then
147	ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i-1, j, 3)
148	else
149	ut(i, j) = dt2 * ut(i, j) * dy(i, j) * sin_sg(i, j, 1)
150	·····end if
151	• • • • enddo
152	····enddo
153	do j = js-1, je+2
154	do i = is-1, iep1
155	if $(vt(i, j) > 0.)$ then
156	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4)
157	·····else
158	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j, 2)
159	
160	• • • • enddo
161	enddo

#### C++

949	<pre>d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner, sin_sg, cosa_u,</pre>
950	····cosa_v,·cosa_s,·rsin_u,·rsin_v,·rsin2,·dxa,·dya,·u,·v,·ua,·va,·uc,·vc,
951	•••••ut,•vt);
952	
953	<pre>v if (nord &gt; 0)</pre>
954	_ ⊡{
955	<pre>divergence_corner(sw_corner, se_corner, ne_corner, nw_corner,</pre>
956	rarea_c, sin_sg, cos_sg, dxc, dyc, u, v, ua, va, divg_d);
957	}
958	
959	<pre> for (j=js-1; j&lt;=jep1; j++)</pre>
960	·
961	<pre></pre>
962	· · · · · · {
963	if (ut(i,j)>0.0)
964	<pre>vut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i-1,j,3);</pre>
965	else
966	• • • • • • • • • • • • • • • • • • • •
967	
968	· · · }
969	·
970	<pre>for (j=js-1; j&lt;=je+2; j++)</pre>
971	·{
972	<pre> for (i=is-1; i&lt;=iep1; i++)</pre>
973	· · · · · · · · · · · · · · · · · · ·
974	if (vt(i,j)>0.0)
975	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j-1, 4);
976	else
977	vt(i, j) = dt2 * vt(i, j) * dx(i, j) * sin_sg(i, j, 2);
978	
179	

### Challenges C++ - DPC++

- Main Issues:
  - OffsetArray class cannot be used in device code (as it is)
  - DPC++ parallel\_for indices start at 0 ('loop indexing starting at 0')
- Solutions:
  - Naively: Simple offsets based on loop and array start index
  - Better: Adjusting the OffsetArray class and use Approach 'Outer'

### C++ - DPC++ Code Comparison: Naively

#### C++

	169	
1049 d2a2c_vect(sw_corner, se_corner, ne_corner, nw_corner, sin_sg, cosa_u,	170	daac vert().
1050 cosa_v, cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, u, v, ua, va, uc, vc,	171	
1051 ···································	172	- if (nord > 0)
1052	173	<pre>viv divergence_corner();</pre>
$1053 \times \cdots if(nord > 0)$	174	
	175	
	176	··Qsubmit([&](handler-&h) {
1055 alvergence_corner(sw_corner, se_corner, ne_corner, nw_corner,	178	accessor abut(but, h, read only):
1056 volume v	179	accessor absyluty, ny read-only),
1057 }	180	constintion off = -isi + is-1;
1058 · ·	181	const int j_off = -jsd + js-1; - ()tisets due to array and loor
1059for (j=js-1; j<=jep1; j++)	182	Constraint k_off =1;
1969	183	<pre>h.parallel_for(range&lt;2&gt;{static_cast<size_t>(jep1-(js-1)+1), static_cast<size_t>(iep1+1-(is-1)+1)}, [=](id&lt;2&gt; idx) {</size_t></size_t></pre>
1961 (	184	<pre>constrint i = idx[1] + i_off;</pre>
	185	
	187	popular (abut[j][i]]0.0)
1063 ·····if·(ut(i,j)>0.0)	188	addrijjij-i-der addrijjij addy[j][i] addi_3g[3k_off][j][i i],
1064 ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i-1,j,3);	189	<pre>control = ldt2*abut[j][i]*abdy[j][i]*absin sg[1+k off][j][i];</pre>
1065 ·····else	190	
1066 ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin sg(i,j,1);	191	···}); ·
1067	192	
1968	193	<pre></pre>
	194	accessor abvt{bvt, h, read_write};
	196	accessor abuxtoux, n, read_only),
1070 · · · · · · · · · · · · · · · · · ·	197	<pre>const int i off = -isd + is-1;</pre>
1071{	198	···· const int j_off =·-jsd + js-1;
1072 < for (i=is-1; i<=iep1; i++)	199	·····const·int·k_off'=·-1;
1073	200	<pre>h.parallel_for(range&lt;2&gt;{static_cast<size_t>(je+2-(js-1)+1), static_cast<size_t>(iep1-(is-1)+1)}, [=](id&lt;2&gt; idx) {</size_t></size_t></pre>
1074	201	<pre>output constraint i = idx[1] + i_off;</pre>
1075 $1075$	202	<pre>const int j = 10x[0] + j_off; //</pre>
	203	and and the second se
$1077 \qquad $	205	else
$1077$ $V((1, 1) = d(2 + V((1, 1) + dx(1, 1) + Sin_Sg(1, 1, 2)))$	206	······abvt[j][i]=ldt2*abvt[j][i]*abdx[j][i]*absin_sg[2+k_off][j][i];
1078 ····································	207	
1079	208	

DPC++

### C++ - DPC++ Code Comparison: Naively

- Tedious migration
- Hard-to-read code
- Need to rewrite everything carefully
- Debugging is a horror
- Focus on Approach 'Outer'



### Adjusting OffsetArray

- Challenges when implicitly copying objects from host to device
  - Trivial destructor required
  - Const access operator necessary (copy to device is by const value)
  - No memory allocations in device code possible; Host needs to handle memory

19	template ≺class T>
20	class OffsetArray
21	{
22	····const·int·istart;
23	const-int-iend;
24	······································
25	
26	public:
27	•••••••OffsetArray() = delete;
28	
29	•••••••OffsetArray(int istart_in, int iend_in, T * values_in) :
30	····istart(istart_in),
31	····iend(istart_in),
32	····values(values_in)
33	•••
34	••••••
35	
36	····T·&operator()(int·i)·const
37	•••
38	····return·values[i-istart];
39	····-}
40	};
41	

### Adjusting OffsetArray

- Challenges when implicitly copying objects from host to device
  - Trivial destructor required
  - Const access operator necessary (copy to device is by const value)
  - No memory allocations in device code possible; Host needs to handle memory

19	template <class t=""></class>
20	class OffsetArray
21	{
22	const int istart;
23	const int iend;
24	T * const values;
25	
26	public:
27	OffsetArray() = delete;
28	
29	OffsetArray(int istart_in, int iend_in, T * values_in) :
30	istart(istart_in),
31	iend(istart_in),
32	<pre>values(values_in)</pre>
33	···{
34	· · · · }
35	
36	T &operator()(int i) const
37	···{
38	•••••return values[i-istart];
39	·· · · }
40	};
41	

### Adjusting the OffsetArray Class for Approach 2

- Challenges when implicitly copying objects from host to device
  - Trivial destructor required
  - Const access operator necessary (copy to device is by const value)
  - No memory allocations in device code possible; Host needs to handle memory

10	tomplato /class T
19 19	
20	CLASS UTTSETAPTAY
21	<b>{</b> □ 1
22	const int istart;
23	const int iend;
24	T * const values;
25	
26	public:
27	<pre>OffsetArray() = delete;</pre>
28	
29	•••••OffsetArray(int•istart_in,•int•iend_in,•T•*•values_in)•:
30	····istart(istart_in),
31	····iend(istart_in),
32	······values(values_in)
33	···· {
34	···
35	
36	T-&operator()(int-i)-const
37	···-{
38	····return·values[i-istart];
39	····
40	};
41	

# Usage of the OffsetArray

- Allocate device memory explicitly
- Construct OffsetArray with it
- Copy memory back to host after device code execution
- Free device memory explicitly after device code execution
- Minimize allocations and copies between host and device
- OffsetArray can be used on host and device

19	template <class t=""></class>
20	class OffsetArray
21	{
22	••••const•int• <b>istart;</b>
23	const int iend;
24	T-*-const-values;
25	
26	-public:
27	••••OffsetArray() = delete;
28	
29	•••••OffsetArray(int istart_in, int iend_in, T * values_in) :
30	····istart(istart_in),
31	····iend(istart_in),
32	····values(values_in)
33	· · - {
34	• • • • }
35	
36	····T·&operator()(int·i)·const
37	· · · {
38	····return·values[i-istart];
39	· · · · }
40	};
41	

### Variations of the OffsetArray

- Can use accessors to buffers instead of USM (T \* const)
- Shared memory (malloc\_shared) is also a possibility > can be used on host and device with implicit copying > would work well for Approach 'Loop'
- A possible extension would be a factory pattern for the generation of the OffsetArray

19	template <class t=""></class>
20	class OffsetArray
21	{
22	····const·int·istart;
23	····const·int·iend;
24	······································
25	
26	• - public:
27	••••••OffsetArray()•=•delete;
28	
29	••••••••••••••••••••••••••••••••••••••
30	····istart(istart_in),
31	····iend(istart_in),
32	····values(values_in)
33	••••••{
34	··· · · · }
35	
36	······································
37	· · · · · · {
38	••••••return•values[i-istart];
39	······}
40	};
41	

### Putting Everything Together

### Fortran Driver

120	- ! Run the kernel
121	call c_sw_dpcpp(isd, ied, jsd, jed, is, ie, js, je, nord, npx, npy, &
122	<pre>% http://www.inpz, do_profile, dt2, % http://www.inpz.com/profile</pre>
123	www.corner, se_corner, nw_corner, ne_corner,&
124	<pre>~ rarea, rarea_c, sin_sg, cos_sg, sina_v, cosa_v, ~ &amp;</pre>
125	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc,&
126	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya,&
127	······································
128	······································
129	
130	!-!\$OMP-parallel-do-schedule(runtime)
130 131	- ! .!\$OMP parallel do schedule(runtime) ! do k=1, npz
130 131 132	<pre>!-!\$OMP-parallel-do-schedule(runtime)!-do-k=1, npz!call-c_sw(sw_corner, se_corner, nw_corner, ne_corner,&amp;</pre>
130 131 132 133	<pre>! ·!\$OMP parallel do schedule(runtime)! do k=1, npz! ···call c_sw(sw_corner, se_corner, nw_corner, ne_corner,&amp;! ····call c_sw(sw_corner, se_corner, nw_corner, ne_corner,&amp;</pre>
130 131 <b>132</b> 133 134	<pre>! ·!\$OMP parallel do schedule(runtime) ! do k=1, npz ! call c_sw(sw_corner, se_corner, nw_corner, ne_corner, &amp; ! delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), &amp; ! pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), &amp;</pre>
130 131 132 133 134 135	<pre>'! !\$OMP parallel do schedule(runtime) '! do k=1, npz '! call c_sw(sw_corner, se_corner, nw_corner, ne_corner, &amp; '! delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), &amp; '! pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), &amp; '! w(isd,jsd,k), uc(isd,jsd,k), vc(isd,jsd,k), &amp;</pre>
130 131 <b>132</b> 133 134 135 136	<pre></pre>
130 131 132 133 134 135 136 137	<pre></pre>
130 131 132 133 134 135 136 137 138	<pre>!*\$OMP · parallel · do · schedule(runtime)! · do · k=1, · npz! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp;! · ocall · c_sw (sw_corner, · se_corner, · nw_corner, · ne_corner, ·&amp; · delpc(isd,jsd,k), · u(isd,jsd,k), · v(isd,jsd,k), ·&amp;</pre>

### DPC++ Device Code = C++ Code

119	d2a2c_vect(u, v, ua, va, uc, vc, ut, vt, utmp, vtmp);
120	
121	
122	if (nord > 0)
123	{
124	divergence_corner(u, v, ua, va, divg_d, uf, vf);
125	· · · }
126	
127	- for (j=js-1; j<=jep1; j++)
128	{
129	for (i=is-1; i<=iep1+1; i++)
130	{
131	if (ut(i,j)>0.0)
132	<pre>viv ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i-1,j,3);</pre>
133	····else
134	<pre>viv ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i,j,1);</pre>
135	•••••
136	· · } · ·
137	
138	
139	for (j=js-1; j<=je+2; j++)
140	{
141	for (i=is-1; i<=iep1; i++)
142	· · · {
143	if (vt(i,j)>0.0)
144	vt(i,j) = dt2 * vt(i,j) * dx(i, j) * sin_sg(i, j-1, 4);
145	else
146	vt(i,j) = dt2 * vt(i,j) * dx(i, j) * sin_sg(i, j, 2);
147	·· · · · · }
148	• • }
1/0	

#### New DPC++ c\_sw\_dpcpp

#### Q.submit([&](handler &h) {

#### h.parallel\_for(npz, [=](auto k) {

Offset2DArray<double, true> delpc(isd, ied, jsd, jed, pdelpc+k\*isize\*jsize); Offset2DArray<double, true> delp(isd, ied, jsd, jed, pdelp+k\*isize\*jsize); Offset2DArray<double, true> ptc(isd, ied, jsd, jed, pptc+k\*isize\*jsize); Offset2DArray<double, true> pt(isd, ied, jsd, jed, ppt+k\*isize\*jsize); Offset2DArray<double, true> v(isd, ied, jsd, jed+1, pu+k\*isize\*jsize); Offset2DArray<double, true> v(isd, ied, jsd, jed, pv+k\*isize\*jsize); Offset2DArray<double, true> vu(isd, ied, jsd, jed, pv+k\*isize\*jsize); Offset2DArray<double, true> vt(isd, ied, jsd, jed, pv+k\*isize\*jsize);

Offset2DArray<double, true> vort(is-1, ie+1, js-1, je+1, pvort+k\*bufisize\*bufjsize); Offset2DArray<double, true> ke(is-1, ie+1, js-1, je+1, pke+k\*bufisize\*bufjsize); Offset2DArray<double, true> fx(is-1, ie+2, js-1, je+1, pfx+k\*bufisizep1\*bufjsize); Offset2DArray<double, true> fx1(is-1, ie+2, js-1, je+1, pfx+k\*bufisizep1\*bufjsize); Offset2DArray<double, true> fx2(is-1, ie+2, js-1, je+1, pfx+k\*bufisizep1\*bufjsize); Offset2DArray<double, true> fx2(is-1, ie+2, js-1, je+2, pfy+k\*bufisize\*bufjsizep1); Offset2DArray<double, true> fy(is-1, ie+1, js-1, je+2, pfy+k\*bufisize\*bufjsizep1); Offset2DArray<double, true> fy1(is-1, ie+1, js-1, je+2, pfy+k\*bufisize\*bufjsizep1); Offset2DArray<double, true> fy2(is-1, ie+1, js-1, je+2, pfy+k\*bufisize\*bufjsizep1); Offset2DArray<double, true> vtmp(isd, ied, jsd, jed, putmp+k\*isize\*jsize); Offset2DArray<double, true> utmp(isd, ied, jsd, jed, pvtmp+k\*isize\*jsize); Offset2DArray<double, true> vtmp(isd, ied, js-1, je+2, pfy+k\*bufisize\*); Offset2DArray<double, true> vtmp(isd, ied, jsd, jed, pvtmp+k\*isize\*jsize); Offset2DArray<double, true> vtmp(isd, ied, js-1, je+2, puf+k\*bufisize\*); Offset2DArray<double, true> vtmp(isd, ied, js-1, je+2, puf+k\*bufisize\*); Offset2DArray<double, true> vtmp(isd, ied, js-1, je+2, puf+k\*bufisize\*); Offset2DArray<double, true> vtmp(is-2, ie+2, js-1, je+2, puf+k\*bufisize\*); Offset2DArray<double, true> vf(is-1, ie+2, js-2, je+2, pvf+k\*bufisizep1\*(bufjsize+2));

- Foo.c\_sw(delpc, delp, ptc, pt, u, v, w, uc, vc, ua, va, wc, ut, vt, divg\_d, v v vort, ke, fx, fx1, fx2, fy, fy1, fy2, utmp, vtmp, uf, vf);
- --}).wait();

#### **DPC++** Device Code

<pre>d2a2c_vect(u, v, ua, va, uc, vc, ut, vt, utmp, vtmp);</pre>
if (nord > 0)
divergence_corner(u, v, ua, va, divg_d, uf, vf);
. for (j=js-1; j<=jep1; j++)
for (i=is-1; i<=iep1+1; i++)
if (ut(i,j)>0.0)
ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i-1,j,3);
ut(i,j)=dt2*ut(i,j)*dy(i,j)*sin_sg(i,j,1);
for (j=js-1; j<=je+2; j++)
for (i=is-1; i<=iep1; i++)
if (vt(i,j)>0.0)
$vt(i,j) = dt2 * vt(i,j) * dx(i, j) * sin_sg(i, j-1)$
vt(i,j) = dt2 * vt(i,j) * dx(i, j) * sin_sg(i, j,

#### **Fortran Driver**

ALTON FERADLE_OFTE
if (do_profile == 1) then
<pre>ret = gptlstart('kernel')</pre>
end if
#endif
-1 Run the kernel
call c sw dpcpp(isd, ied, jsd, jed, is, ie, js, je, nord, npx, npv, &
npz, do profile, dt2, &
sw_corner, se_corner, nw_corner, ne_corner, &
rarea, rarea c, sin sg, cos sg, sina v, cosa v, 8
sina u, cosa u, fC, rdxc, rdyc, dx, dy, dxc, dyc, &
cosa s, rsin u, rsin v, rsin2, dxa, dya, &
delpc, delp, ptc, pt, u, v, w, uc, vc, ua, va, wc, &
ut. vt. divg d)
1-ISOMP parallel do schedule(runtime)
l do k=1, npz
1 call c sw(sw corner, se corner, nw corner, ne corner, 8
delpc(isd, isd, k), delp(isd, isd, k), ptc(isd, isd, k),&
<pre>pt(isd_isd_k), u(isd_isd_k), v(isd_isd_k).</pre>
w(isd.jsd.k), uc(isd.jsd.k), vc(isd.jsd.k), %
ua(isd.isd.k), va(isd.isd.k), wc(isd.isd.k),
ut(isd.isd.k), vt(isd.isd.k), dive d(isd.isd.k), dt2)

- export FC=ifx
- export CXX=dpcpp
- Link for\_main.o
- Use linker flag –lifcore
- Use dpcpp for linking



#### CMakeLists.txt



- export FC=ifx
- export CXX=dpcpp
- Link for\_main.o
- Use linker flag –lifcore
- Use dpcpp for linking



#### CMakeLists.txt



- export FC=ifx
- export CXX=dpcpp
- Link for\_main.o
- Use linker flag –lifcore
- Use dpcpp for linking



#### CMakeLists.txt



- export FC=ifx
- export CXX=dpcpp
- Link for\_main.o
- Use linker flag –lifcore
- Use dpcpp for linking



CMakeLists.txt



src/CMakeLists.txt

### OMP Offload – Approach 'Loop'

### Fortran OMP Offload

706	<pre></pre>
707	!\$omp-map(to:-va,dya,sin_sg,vtmp,u,cosa_v,rsin_v) &
708	!\$omp-map(tofrom:-vt,vc)
709	do-j =-js-1, je+2
710	• • • • if ( j == 1 ) then
711	do i = is-1, ie+1
712	<pre>vt(i, j) = edge_interpolate4(va(i, -1:2), dya(i, -1:2))</pre>
713	••••••••••••••••••••••••••••••••••••••
714	vc(i, j) = vt(i, j) * sin_sg(i, j-1, 4)
715	·····else
716	vc(i, j) = vt(i, j) * sin_sg(i, j, 2)
717	••••••end if
718	enddo
719	elseif (j == 0 .or. j == (npy-1) ) then
720	do i = is-1, ie+1
721	vc(i, j) = c1 * vtmp(i, j-2) + c2 * vtmp(i, j-1) + c3 * vtmp(i, j)
722	vt(i, j) = (vc(i, j) - u(i, j) * cosa_v(i, j)) * rsin_v(i, j)
723	- · · · · · · · enddo
724	elseif ( j == 2 .or. j == (npy+1) ) then
725	do i = is-1, ie+1
726	vc(i, j) = c1 * vtmp(i, j+1) + c2 * vtmp(i, j) + c3 * vtmp(i, j-1)
727	vt(i, j) = (vc(i, j) - u(i, j) * cosa_v(i, j)) * rsin_v(i, j)
728	enddo

#### **DPC++** Offload

404	<pre>Q.parallel_for(static_cast<size_t>((je+2)-(js-1)+1),</size_t></pre>
405	<pre>::=](id&lt;1&gt; idx) {</pre>
406	<pre>const-int-j-=-idx[0]++js-1;</pre>
407	···int·i;
408	
409	····if·(·j == 1·)
410	····{
411	for (i = is-1; i<= ie+1; i++)
412	• • • • • • • • • • • • • • • • • • • •
413	<pre>//vt(i, j) = edge_interpolate4(va(i, -1:2), dya(i, -1:2))</pre>
414	····double·va_interp[4];
415	····double dya_interp[4];
416	• • • • • for (int k=0;k<=3;k++)
417	
418	····va_interp[k]=va(i,k-1);
419	····dya_interp[k]=dya(i,k-1);
420	· · · · · · }
421	
422	<pre>vivivivit(i,j)=edge_interpolate4(va_interp, dya_interp);</pre>
423	••••••••••••••••••••••••••••••••••••••
424	<pre>vvc(i, j) = vt(i, j) * sin_sg(i, j-1, 4);</pre>
425	····else
426	<pre>vc(i, j) = vt(i, j) * sin_sg(i, j, 2);</pre>
427	
428	· · · · } ·

### OMP Offload – Approach 'Outer'

&

&

### Fortran OMP Offload

#### 128 ! Run the kernel 129 !\$omp target map(to:sw\_corner,se\_corner,ne\_corner,nw\_corner,rarea) & 130 -!\$omp map(to:rarea c,sin sg,cos sg,sina v,cosa v,sina u,cosa u,fC) & !\$omp map(to:rdxc,dy,dxc,rdyc,dx,dyc,cosa\_s,rsin\_u,rsin\_v,rsin2) & !\$omp map(to:dxa,dya,dt2) map(from:delpc,ptc,wc,divg\_d) & 132 133 --!\$omp map(tofrom:u,vc,v,uc,delp,pt,ua,va,ut,vt,w) !\$omp parallel do do k=1, npz call c\_sw(sw\_corner, se\_corner, nw\_corner, ne\_corner, & rarea, rarea\_c, sin\_sg, cos\_sg, sina\_v, cosa\_v, - & sina\_u, cosa\_u, fC, rdxc, rdyc, dx, dy, dxc, dyc, 138 cosa\_s, rsin\_u, rsin\_v, rsin2, dxa, dya, & delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), - & pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), - & w(isd,jsd,k), uc(isd,jsd,k), vc(isd,jsd,k), ua(isd,jsd,k), va(isd,jsd,k), wc(isd,jsd,k), . . . . . . . . . & ut(isd,jsd,k), vt(isd,jsd,k), divg\_d(isd,jsd,k), dt2) 145 enddo !\$omp end target

### DPC++ Offload

120	!-Run-the-kernel
121	<pre>call c_sw_dpcpp(isd, ied, jsd, jed, is, ie, js, je, nord, npx, npy, &amp;</pre>
122	<pre>mpz, do_profile, dt2, &amp;</pre>
123	www.www.corner, se_corner, nw_corner, ne_corner,&
124	<pre>www.www.www.www.www.www.www.www.www.ww</pre>
125	sina_u, cosa_u, fC, rdxc, rdyc, dx, dy, dxc, dyc,&
126	cosa_s, rsin_u, rsin_v, rsin2, dxa, dya, cosa_s, cosa_s, rsin_v, cosa_s, cosa_s, cosa_s, cosa_s, cosa_s, cosa_s
127	······································
128	······································
129	
130	··!·!\$OMP·parallel·do·schedule(runtime)
131	···!·do·k=1,·npz
132	··!···call·c_sw(sw_corner, se_corner, nw_corner, ne_corner,&
133	<pre>delpc(isd,jsd,k), delp(isd,jsd,k), ptc(isd,jsd,k), &amp;</pre>
134	<pre>! pt(isd,jsd,k), u(isd,jsd,k), v(isd,jsd,k), &amp;</pre>
135	<pre>w(isd,jsd,k), uc(isd,jsd,k), vc(isd,jsd,k), &amp;</pre>
136	<pre>ua(isd,jsd,k), va(isd,jsd,k), wc(isd,jsd,k), &amp;</pre>
137	<pre>!ut(isd,jsd,k), vt(isd,jsd,k), divg_d(isd,jsd,k), dt2)</pre>
138	- · ! · enddo
139	

### Performance Comparison

Testcase	No Offload (+OMP)		Approach 'Outer'				Approach 'Loop'		
	Fortran	C++	ОМР	DPC++ GPU	DPC++ CPU	OMP	DPC++ GPU	DPC++ CPU	
Default	0.003 s	0.005 s	7.95 s	1.094 s	2.378 s	4.32 s	3.175 s	0.225 s	

- Test performed on Intel<sup>®</sup> DevCloud
- Running on a small test
- Timings exclude memory movement and show pure kernel time
- DPC++ is much slower than Fortran. Why? → 'just in time' compilation

Testing Date: Performance results are based on testing by Intel as of June 17, 2021 and may not reflect all publicly available security updates.

**Configuration Details and Workload Setup:** Intel® Xeon® E-2176G Processor with Intel® UHD Graphics P630 on Intel® DevCloud. Ubuntu 20.04.2 LTS, Intel® oneAPI Base Toolkit 2021.2, Intel® oneAPI HPC Toolkit 2021.2. SENA c\_sw kernel at <a href="https://github.com/NOAA-GSL/SENA-c\_sw">https://github.com/NOAA-GSL/SENA-c\_sw</a>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

Performance varies by use, configuration, and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>. Your costs and results may vary.

### Ahead of time compilation

- Device kernel code is compiled 'just in time' (JIT) at runtime
- A lot of device code → Takes a lot of time
- If hardware is known a priori: Pre-compile (ahead of time, AOT) device code
- Negligible for kernels that are called multiple times, or longer running kernels

#### CMakeLists.txt

```
cmake_minimum_required( VERSION 3.10 )
```

project( c\_sw LANGUAGES Fortran C CXX)

```
find_package( OpenMP COMPONENTS C Fortran )
find_package( NetCDF REQUIRED COMPONENTS C Fortran )
```

add\_subdirectory(src)
add\_subdirectory(test)

set\_target\_properties( \${PROJECT\_NAME} PROPERTIES LINKER\_LANGUAGE CXX )

16	add_executable( \${PROJECT_NAME} \${OBJS} \${c_sw_src_files} )
17	
18	<pre>#target_compile_options(\${PROJECT_NAME} PUBLIC \$&lt;\$<compile_language:cxx>:-v</compile_language:cxx></pre>
19	#fsycl-targets=spir64_gen-unknown-unknown-sycldevice>)
20	target_compile_options(\${PROJECT_NAME} PUBLIC \$<\$ <compile_language:cxx>:-v</compile_language:cxx>
21	-fsvcl-targets=spir64_x86_64-upknown-upknown-svcldevice

#### src/CMakeLists.txt

### Performance Comparison

Testcase	No Offload (+OMP)		Approach 'Outer'			Approach 'Loop'		
	Fortran	C++	OMP*	DPC++ GPU	DPC++ CPU	OMP*	DPC++ GPU	DPC++ CPU
Default	0.003 s	0.005 s	7.95 s	1.094 s	2.378 s	4.32 s	3.175 s	0.225 s
ΑΟΤ	0.003 s	0.005 s	7.95 s	0.094 s	0.042 s	4.32 s	3.049 s	0.079 s

- Gains from AOT more prominent if there is more device code
- DPC++ outperforms OMP
- Offload still slower due to low GPU usage and the device used
- \*Known issue with AOT, OMP offload and Gen9 graphics

Testing Date: Performance results are based on testing by Intel as of June 17, 2021 and may not reflect all publicly available security updates.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

Performance varies by use, configuration, and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>. Your costs and results may vary.

**Configuration Details and Workload Setup:** Intel® Xeon® E-2176G Processor with Intel® UHD Graphics P630 on Intel® DevCloud. Ubuntu 20.04.2 LTS, Intel® oneAPI Base Toolkit 2021.2, Intel® oneAPI HPC Toolkit 2021.2. SENA c\_sw kernel at <a href="https://github.com/NOAA-GSL/SENA-c\_sw">https://github.com/NOAA-GSL/SENA-c\_sw</a>.

### Performance Comparison

Testcase	No Offload (+OMP)		Approach 'Outer'			Approach 'Loop'		
	Fortran	C++	ОМР	DPC++ GPU	DPC++ CPU	ОМР	DPC++ GPU	DPC++ CPU
Default	0.003 s	0.005 s	7.95 s	1.094 s	2.378 s	4.32 s	3.175 s	0.225 s
ΑΟΤ	0.003 s	0.005 s	7.95 s	0.094 s	0.042 s	4.32 s	3.049 s	0.079 s
Large Case	4.239 s	3.95 s	11.66 s	16.33 s	3.94 s	60 s	7.73 s	9.29 s

• 'Large Case' test is ~330 times the size of 'Default' test

AOT is also used in these tests (except OMP)

Testing Date: Performance results are based on testing by Intel as of June 17, 2021 and may not reflect all publicly available security updates.

Configuration Details and Workload Setup: Intel® Xeon® E-2176G Processor with Intel® UHD Graphics P630 on Intel® DevCloud. Ubuntu 20.04.2 LTS, Intel® oneAPI Base Toolkit 2021.2, Intel® oneAPI HPC Toolkit 2021.2. SENA c\_sw kernel at <a href="https://github.com/NOAA-GSL/SENA-c\_sw">https://github.com/NOAA-GSL/SENA-c\_sw</a>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

Performance varies by use, configuration, and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>. Your costs and results may vary.

### Summary

- Fortran DPC++ migration possible and feasible
- Still requires Fortran C++ migration for kernel code
- Leveraging C++ in kernel code and implicit data movement between host and device allows neat code and easy migration
- Performance in such a first approach might not be ideal
- One of the core strengths of DPC++ is C++

### Acknowledgement

The NOAA HPCC Software Engineering for Novel Architectures (SENA) program and the participating organizations: the Geophysical Fluid Dynamics Laboratory, the Global Systems Laboratory and the Environmental Modeling Center.



- NOAA c\_sw kernel <u>https://github.com/NOAA-GSL/SENA-c\_sw</u>
- Intel<sup>®</sup> oneAPI <u>https://software.intel.com/oneapi</u>
- Intel<sup>®</sup> DevCloud for oneAPI <u>https://devcloud.intel.com/oneapi</u>

#