

New Era for Intel HPC Acceleration: Architecture, Systems & Software


Hong Jiang, Ph.D.
Chief GPU Compute Architect, Intel Fellow
Intel Corporation
September 2022













Agenda

- Exascale Compute Platform
 - oneAPI Software Stack
 - Ponte Vecchio Architecture Highlights
 - Application Performance
 - Path to Zettascale

Explosive (AI) Compute Demand Growth













Intel Super Compute Silicon Roadmap

CPU HPC	 4 th Gen Intel® Xeon® Scalable Processors	 Next Gen Intel® Xeon® Processors codenamed Emerald Rapids	 Next Gen Intel® Xeon® Processors codenamed Granite Rapids
	 Intel® Xeon® Processors codenamed Sapphire Rapids <div>HBM</div>	 Xeon Next <div>HBM</div>	Falcon Shores XPU New Tile Based Flexible & Scalable Architecture <div>  </div>
GPU AI & HPC	 Intel's data center GPU Codenamed Ponte Vecchio	 Rialto Bridge	
Dedicated Deep Learning Training	 Intel Habana GAUDI  Intel Habana GAUDI2		

2022

2023+

Intel Super Compute Silicon Roadmap

CPU HPC	 4 th Gen Intel® Xeon® Scalable Processors	 Next Gen Intel® Xeon® Processors codenamed Emerald Rapids	 Next Gen Intel® Xeon® Processors codenamed Granite Rapids
	 Intel® Xeon® Processors codenamed Sapphire Rapids HBM	 Xeon Next HBM	Falcon Shores XPU New Tile Based Flexible & Scalable Architecture
GPU AI & HPC	 Intel's data center GPU Codenamed Ponte Vecchio	 Rialto Bridge	
	<div> <div>  Intel Habana GAUDI[®] </div> <div>  Intel Habana GAUDI² </div> </div>		

2022

2023+

Intel® Xeon® processors codenamed

Sapphire Rapids

HBM

AMX

Advanced
Matrix
Extensions

Integrated
Acceleration
Engines

64GB

HBM2e

Intel data center GPU codenamed

Ponte Vecchio

>100B

Transistors

128GB

HBM2e

Aurora

>2 Exaflops* of
peak compute

Accelerated Compute Systems


x4 subsystem supports all-to-all
connection across X^e Links

OAMs support all-to-all topologies for both
4 GPU and 8 GPU platforms

Ponte Vecchio
OAM




Ponte Vecchio
x4 Subsystem with X^e Links



Ponte Vecchio
x4 Subsystem with X^e Links

+ 2S Sapphire Rapids





Aurora Blade

Building Block for the Exascale Supercomputer

1
oneAPI

Argonne
NATIONAL LABORATORY

U.S. DEPARTMENT OF
ENERGY


Hewlett Packard
Enterprise

intel®

Agenda

- Exascale Compute Platform
- oneAPI Software Stack
- Ponte Vecchio Architecture Highlights
- Application Performance
- Path to Zettascale

oneAPI: the Big Picture




oneAPI and the Level-Zero APIs

The oneAPI **Level-Zero APIs** provide a low-level hardware interface to support cross-architecture programming

- Interface for oneAPI and other tools to accelerator devices
- Fine grain control and low latency to accelerator capabilities
- Multi-threaded design
- For GPUs, ships as a part of the driver


The Level-Zero **Sysman APIs** provide in-band access to resource management features for each accelerator device



Intel® DPC++ Compatibility Tool


Minimizes Code Migration Time

- Assists developers migrating code written in CUDA* to SYCL once, generating human readable code wherever possible
- ~90-95% of code typically migrates automatically
- Inline comments are provided to help developers finish porting the application
- Open Source build, SYCLomatic, available today



Intel® DPC++ Compatibility Tool Resources including Training and Examples
<https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/dpc-compatibility-tool.html>

- oneAPI GPU Optimization Guide
<https://www.intel.com/content/www/us/en/develop/documentation/oneapi-gpu-optimization-guide/top.html>
 - SYCLomatic: <https://github.com/oneapi-src/SYCLomatic>
- Customer Testimonials and Samples
Samsung experience with Compatibility Tool and Vtune
<https://www.youtube.com/watch?v=XBjVr5MzfBM>
Multiple examples of others in industry that have used tool
<https://www.intel.com/content/www/us/en/newsroom/news/intel-announces-oneapi-challenge-winners.html>
Argonne National Lab Webinar <https://www.alcf.anl.gov/support-center/aurora/intel-dpc-compatibility-tool>



Agenda


- Exascale Compute Platform
- oneAPI Software Stack
- Ponte Vecchio Architecture Highlights
- Application Performance
- Path to Zettascale

Ponte Vecchio

General Compute Accelerator




2 Stacks	128 Xe - cores 8 Hardware Contexts
8	HBM2e controllers
16	Xe Links



Ponte Vecchio - Throughput

Peak Throughput	Ponte Vecchio 2-Stack
FP64	52 TFLOPS
FP32	52 TFLOPS
XMX Float 32 (TF32)	419 TFLOPS
XMX BF16	839 TFLOPS
XMX FP16	839 TFLOPS
XMX INT8	1678 TOPS

XMX: X^e Matrix Extensions




Ponte Vecchio - Memory Hierarchy

Large Bandwidth and Cache bring data close to Compute

Ponte Vecchio 2-Stack	Register File	L1 Cache	L2 Cache	HBM
Maximum Size	64 MB	64 MB	408 MB	128 GB
Peak Read Bandwidth	419 TB/s	105 TB/s	13 TB/s	3.2 TB/s

Diagram illustrating the memory hierarchy connections and ratios:


- Register File to L1 Cache: 1:1
- L1 Cache to L2 Cache: 1:~6
- L2 Cache to HBM: 4:1
- L1 Cache to HBM: 8:1



Ponte Vecchio - Memory Hierarchy

Compute Efficiency Techniques

	Techniques
Register File	<ul style="list-style-type: none">▪ Register caching▪ Accumulators
L1 and L2 Cache	<ul style="list-style-type: none">▪ Write Through▪ Write Back▪ Write Streaming▪ Uncached
Prefetch	<ul style="list-style-type: none">▪ Software (instruction) prefetch to L1 and/or L2▪ Command Streamer prefetch to L2 for instructions and data




Workload Benefits from Large L2 Cache

2D-FFT Case

Larger L2 holds data between 1D transforms


4Kx4K 2D-FFT DP Performance
Sensitivity to L2 Cache Size



DNN Case

Larger L2 captures activations between layers


ResNet-50 Training Performance
Sensitivity to L2 Cache Size



In this sensitivity study, the 408MB L2 cache in Ponte Vecchio is down-configured to 80MB and 32MB.

High XMX Matrix Compute Efficiency


- Transpose Dataport:
 - Block data load/store
 - Address calculation offload
 - Hardware data padding
 - Hardware Transpose
- Latency Coverage:
 - Large RF/L1\$
 - Loop unrolling
 - Software prefetch



High XMX Matrix Compute Efficiency

- Transpose Dataport:
 - Block data load/store
 - Address calculation offload
 - Hardware data padding
 - Hardware Transpose
- Latency Coverage:
 - Large RF/L1\$
 - Loop unrolling
 - Software prefetch
- Roofline performance, including transpose, achieved using C++ code

BF16-GEMM EFFICIENCY (K=4096)



> 95% BGEMM Efficiency

Ponte Vecchio Supports both SIMT and SIMD Models

SPMD/SIMT:

- SYCL and OpenMP
- Thread Group size of 32 and 16
- Common GPU Programming Model
- DPC++ compatibility tool

SIMD:

- SYCL eSIMD and OpenMP
- Flexible SIMD width in offload regions
- Common CPU Programming Model
- Seamless transition from well-tuned CPU code

```
for each A
  code 1;
  for each B
    code 2;
  for each C
    code 3;
  code 4;
```

```
// SIMT code
for each A // Thread + SIMD32
  code 1;
  for each B
    code 2;
  for each C
    code 3;
  code 4;
```

```
// SIMD code
for each A // Thread
  code 1;
  for each B // SIMD32
    code 2;
  for each C // SIMD8
    code 3;
  code 4;
```


<https://intel.github.io/llvm-docs/>

SPMD
SIMT
SIMD

Single Program Multiple Data
Single Instruction Multiple Thread
Single Instruction Multiple Data

Intel® DPC++ Compatibility Tool Results

- Start with some popular legacy CUDA workloads
- Migrated to SYCL using DPC++ Compatibility Tool
 - Comparable performance on competitor's hardware
- Same performance portable SYCL code runs on Ponte Vecchio
 - Ponte Vecchio outperforms NVIDIA A100, up to 2.5x




• See backup for workloads and configurations. Results may vary.

Seamless Transition of CPU SIMD Codes


- Start with legacy OpenMP SIMD codes, well-tuned on CPU
 - C, C++, FORTRAN, etc.
- Transition to Ponte Vecchio without code refactorization
- Quickly achieving performance target on Ponte Vecchio with OpenMP SIMD
 - SPMD code needs more tuning

HACC on Ponte Vecchio, 16 MPI Ranks
(Relative time, lower is better)



Controlling Parallelism at Different Levels

(Outer parallel + inner SIMD)



- OpenMP loop SIMD
- Determine SIMD width at loop level
- Go lower SIMD width to squeeze through high register pressure loop to avoid spills
 - Sacrifice parallelism only in the high register pressure SIMD loops

```
#include<stdio.h>
#define N 1024*1024*1024
int main(){
    double a[N];
    for(int i = 0; i < N; i++) a[i] = i;
    #pragma omp target teams distribute parallel for map(a)
    for (int i=0; i<N; i++) {
        double x = 0.1;
        #pragma omp simd simdlen(8)
        for (int j=0; j<16; j++) x++;
        a[i] = a[i] + x;
    }
    for(int i = 0; i < N; i++) printf("%f\n", a[i]);
    return 0;
}
```


Agenda

- Exascale Compute Platform
- oneAPI Software Stack
- Ponte Vecchio Architecture Highlights
- Application Performance
- Path to Zettascale

miniBUDE Performance on Ponte Vecchio


miniBUDE, core computation of the Bristol University Engine (BUDE)

Ponte Vecchio with Intel OneAPI DPC++ implementation 2x performance lead



▪ <https://github.com/UoB-HPC/miniBUDE>

miniBUDE Throughput on Workload BIG5 with 983040 Poses, 2672 Ligands, 2672 Proteins (GFLOPS, higher is better)



Application Summary: MiniBude is an implementation of the core computation of the Bristol University Docking Engine (BUDE) in different HPC programming models, using a tuned empirical free-energy forcefield to predict the binding energy of the ligand with the target. The benchmark is a virtual screening run of the NDM-1 protein and runs the energy evaluation for a single generation of poses repeatedly, for a configurable number of iterations. Increasing the iteration count has similar performance effects to docking multiple ligands back-to-back in a production BUDE docking run.

ExaSMR: NekRS Performance on Ponte Vecchio

Ponte Vecchio with Intel OneAPI DPC++ implementation

1.5x performance lead

ExaSMR: Small modular reactors (SMRs) and advanced reactor concepts (ARCs) will deliver clean, flexible, reliable, and affordable electricity while avoiding the traditional limitations of large nuclear reactor designs,

<https://www.exascaleproject.org/research-project/exasmr/>





Figure 10: NekRS: potential temperature distributions in [K] at time 6h and $z=100\text{m}$ on different resolutions of $\Delta x = 3.12\text{m}$ (left), 1.56m (center), and 0.78m (right) corresponding to the number of grid points, $n=128^3$, 256^3 , and 512^3 , respectively. Δx represents the average grid-spacing for the spectral elements, $E = 16^3$, 32^3 and 64^3 and the polynomial order $N = 8$ on the domain $400\text{m} \times 400\text{m} \times 400\text{m}$.

<https://ceed.exascaleproject.org/docs/ceed-ms38-report.pdf>

Relative Performance of NekRS Benchmarks w/ problem size of 8196 (Averaged throughput, higher is better)



Application Summary:

NekRS is an open-source Navier Stokes solver based on the spectral element method targeting classical processors and accelerators like GPUs. The code started as a fork of libParanumal in 2019. For API portable programming OCCA is used.

<https://github.com/argonne-lcf/nekRS/>

OCCA is an open-source library which aims to make it easy to program different types of devices (e.g. CPU, GPU, FPGA). It provides a unified API for interacting with backend device APIs (e.g. OpenMP, CUDA, OpenCL), uses just-in-time compilation to build backend kernel, and provide a kernel language, a minor extension to C, to abstract programming for each backend.

<https://libocca.org>


- See backup for workloads and configurations. Results may vary.
- Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

ExaSMR: OpenMC Performance on Ponte Vecchio

Monte Carlo particle transport code for exascale computations


Ponte Vecchio with OpenMP Target offload

2x performance lead



<https://docs.openmc.org>

OpenMC Depleted Fuel Inactive Batch Performance
on HM-Large Reactor with 40M particles
(particles/second, Higher is better)













Application Summary: OpenMC is a Monte Carlo particle transport application that has recently been ported to the OpenMP target offloading programming model for use on GPU-based systems. The Monte Carlo method employed by OpenMC is considered the "gold standard" for high-fidelity simulation while also having the advantage of being a general-purpose method able to simulate nearly any geometry or material without the need for domain-specific assumptions. However, despite the extreme advantages in ease of use and accuracy, Monte Carlo methods like those in OpenMC often suffer from a very high computational cost. The extreme performance gains OpenMC has achieved on GPUs, as compared to traditional CPU architectures, is finally bringing within reach a much larger class of problems that historically were deemed too expensive to simulate using Monte Carlo methods. The leap in performance that GPUs are now offering carries with it the potential to disrupt a number of engineering technology stacks that have traditionally been dominated by non-general deterministic methods. For instance, faster MC applications may greatly expand the design space and simplify the regulation process for new nuclear reactor designs -- potentially improving the economics of nuclear energy and therefore helping to solve the world's climate crisis.

Agenda


- Exascale Compute Platform
- oneAPI Software Stack
- Ponte Vecchio Architecture Highlights
- Application Performance
- Path to Zettascale

Intel Super Compute Silicon Roadmap

CPU HPC	 4 th Gen Intel® Xeon® Scalable Processors	 Next Gen Intel® Xeon® Processors codenamed Emerald Rapids	 Next Gen Intel® Xeon® Processors codenamed Granite Rapids
	 Intel® Xeon® Processors codenamed Sapphire Rapids <div>HBM</div>	 Xeon Next <div>HBM</div>	Falcon Shores XPU New Tile Based Flexible & Scalable Architecture <div>  </div>
GPU AI & HPC	 Intel's data center GPU Codenamed Ponte Vecchio	 Rialto Bridge	
Dedicated Deep Learning Training	 Intel Habana GAUDI®  Intel Habana GAUDI2		

2022

2023+



Rialto Bridge

Next Gen AI & HPC data center GPU

Up to
160
Xe Cores

IDM 2.0
Process
Advances

Target
Sampling
2023


More
FLOPS
& GT/s

Increased
I/O BW

OAM 2.0

Falcon Shores XPU

Flexible Ratios and Configurations of Tiles




For illustrative purposes only, represents scalable architecture designed to address full install base across a range of performance requirements.

Next Gen Flexible Architecture

Falcon Shores

XPU



>5x

Performance/Watt

>5x

Compute density
in x86 socket

>5x

Memory
Capacity & B/W

Flexible
x86-to-X^e Tile
Design Ratio

Simplified
Programming
Model

Angstrom
Era Process

Next Gen
Advanced
Packaging

Extreme
Bandwidth
Shared Memory

Industry
Leading
I/O

Path to Zettascale

**Tech
Foundation
Today**

Architecture


Power
& Thermals

Process
& Packaging

Memory
& I/O

**Zetta-
Scale**
by 2027

Building Blocks to Zettascale





New Era for Intel HPC Acceleration

- **Sapphire Rapids (w/ HBM) + Ponte Vecchio:** Leadership HPC/AI platform
- **oneAPI:** Open, standard software
- **Rialto Bridge, Falcon Shores:** Strong HPC/AI acceleration roadmap, toward Zettascale

Notices & Disclaimers

- Performance varies by use, configuration and other factors. Learn more on the Performance Index site.
- Software and workloads used in performance tests may have been optimized for performance only on Intel products.
- Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.
- Results that are based on pre-production systems and components as well as results that have been estimated or simulated using an Intel Reference Platform (an internal example new system), internal Intel analysis or architecture simulation or modeling are provided to you for informational purposes only. Results may vary based on future changes to any systems, components, specifications, or configurations. Intel technologies may require enabled hardware, software or service activation.
- Your costs and results may vary.
- Intel technologies may require enabled hardware, software or service activation.
- Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.
- Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.
- Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.
- © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

The Intel logo is centered on a solid blue background. It features the word "intel" in a white, lowercase, sans-serif typeface. A small, light blue square is positioned above the first vertical stroke of the letter 'i'. To the right of the word "intel" is a small white registered trademark symbol (®).

intel®

Backup

System Configurations and Performance Data Sources

Cache Benefits for 2D-FFT and DNN: Test by Intel as of 8/1/2022, 2s future Intel Xeon CPU codenamed Sapphire Rapids, 1x pre-production two-stack Ponte Vecchio GPU, Ubuntu 20.04, pre-production oneAPI, configuring L2 Cache to 408MB, 80MB, and 32MB. 2D-FFT configuration was with 4K*4K DP 2D FFT. ResNet-50 v1.5 used xemlbench, an internal python software framework; Explicit scaling with Batch-128 on each the two Ponte Vecchio stacks; Dataset: ImageNet2012, Precision: BF16/FP32 mixed, Accuracy: 76.17% top1.

XXM Matrix Compute Efficiency: Test by Intel as of 8/1/2022, 2s future Intel Xeon CPU codenamed Sapphire Rapids, 1x pre-production two-stack Ponte Vecchio GPU, Ubuntu 20.04, oneAPI pre-production software. Internal engineering benchmark software; Explicit scaling with the matrix operations with the given dimensions on each the two Ponte Vecchio stacks.

Intel® DPC++ Compatibility Tool Results: Test by Intel as of 8/1/2022, NVIDIA Config: 2s Intel® Xeon® Platinum 8360Y, PCIe NVIDIA A100 80GB. Software: SYCL open source/CLANG 15.00, CUDA SDK 11.6 with NVIDIA-NVCC 11.6.55, cuMath 11.6, cuDNN 11.6, Ubuntu 21.10. SYCL open source/CLANG compiler switches: -fsycl-targets=nvptx64-nvidia-cuda. NVIDIA NVCC compiler switches: -O3 -gencode arch=compute_80,code=sm_80. Represented workloads with Intel Internal optimizations. Intel Config: Intel pre-production platform with 2s 4th gen Intel® Xeon® Scalable and 1x two-stack Ponte Vecchio GPU running pre-production oneAPI, Ubuntu 20.04.

HACC SIMD and SIMT Results: Test by Intel as of 8/1/2022, 2s future Intel Xeon CPU codenamed Sapphire Rapids HBM, 1x pre-production two-stack Ponte Vecchio GPU, SLES 15 SP3m, Ubuntu 20.04, HACC settings: 16 ranks, Np3 = 5043 particles, Geometry=4x2x2. SIMT HACC version from <https://asc.llnl.gov/coral-2-benchmarks>. SIMD HACC version is Intel Internal, utilizing MPI + OpenMP.

miniBUDE: Tested by Intel as of 8/1/2022. BIG5 dataset (2672 Ligands, 2672 proteins, and 983040 poses) <https://github.com/cschpc/epmhpcgpu/tree/main/miniBUDE/big5>. NVIDIA Config: 2s Intel® Xeon® Platinum 8360Y, PCIe NVIDIA A100 80GB, CUDA 11.4, Intel Config: 2s Intel® Xeon® Platinum 8360Y, 1x two-stack pre-production Ponte Vecchio GPU, Ubuntu 20.04, pre-production oneAPI.

NekRS: Tested by Intel as of 8/1/2022. Benchmark: NekRS AxHelm (BK5) FP64, AxHelm (BK5) FP32, FDM FP32 and advSub with problem size of 8192 ($E = 2 \times 16^3$). NVIDIA Config: GPU: AMD EPYC 7532 32-Core Processor, PCIe NVIDIA A100 80GB, DDR4-3200 256GB (8x32G DIMMs) RAM, Intel Config: 2s Intel® Xeon® Platinum 8360Y @ 2.40GHz; Memory: 256 GB DDR4 3200, 1x two-stack pre-production Ponte Vecchio GPU, Ubuntu 20.04, pre-production oneAPI.

OpenMC: Test by Argonne National Laboratory as of 5/23/2022, 2x AMD EPYC 7532, 256 GB DDR4 3200, HT On, Turbo On, ucode 0x8301038. 1x A100 40GB PCIe. OpenSUSE Leap 15.3, Linux Version 5.3.18, Libraries: CUDA 11.6 with OpenMP clang compiler. Build Knobs: cmake --preset=llvm_a100 -DCMAKE_UNITY_BUILD=ON -DCMAKE_UNITY_BUILD_MODE=BATCH -DCMAKE_UNITY_BUILD_BATCH_SIZE=1000 -DCMAKE_INSTALL_PREFIX=./install -Ddebug=off -Doptimize=on -Dopenmp=on -Dnew_w=on -Ddevice_history=off -Ddisable_xs_cache=on -Ddevice_printf=off. Benchmark: Depleted Fuel Inactive Batch Performance on HM-Large Reactor with 40M particles Test By Intel as of 5/25/2022, 1-node, 2x Intel® Xeon® Scalable Processor 8360Y, 256GB DDR4 3200, HT On, Turbo, On, ucode 0xd0002c1. 1x Pre-production Ponte Vecchio. Ubuntu 20.04, Linux Version 5.10.54, agama 434, Build Knobs: cmake -DCMAKE_CXX_COMPILER="mpiicpc" -DCMAKE_C_COMPILER="mpiicc" -DCMAKE_CXX_FLAGS="-cxx=icpx -mllvm -indvars-widen-indvars=false -Xclang -fopenmp-declare-target-global-default-no-map -std=c++17 -Dgsl_CONFIG_CONTRACT_CHECKING_OFF -fsycl -DSYCL_SORT -D_GLIBCXX_USE_TBB_PAR_BACKEND=0" --preset=spirv -DCMAKE_UNITY_BUILD=ON -DCMAKE_UNITY_BUILD_MODE=BATCH -DCMAKE_UNITY_BUILD_BATCH_SIZE=1000 -DCMAKE_INSTALL_PREFIX=./install -Ddebug=off -Doptimize=on -Dopenmp=on -Dnew_w=on -Ddevice_history=off -Ddisable_xs_cache=on -Ddevice_printf=off Benchmark: Depleted Fuel Inactive Batch Performance on HM-Large Reactor with 40M particles