# COMPUTE OFFLOAD ACCELERATION WITH FPGA

IXPUG 2019 – Tutorial
CERN September, 27th 2019

francisco.perez@intel.com

# Agenda

Introduction to FPGA Acceleration Stack

Software and board installation
- Walkthrough on bring-up test on the server

What is an Accelerator Functional Unit (AFU)

Application Development using the Acceleration Stack

AFU development using High Level Synthesis (C/C++)

- Introduction to HLS tools
- HLS Interfaces
- HLS AFU development flow

# INTRODUCTION TO INTEL® PROGRAMABLE ACCELERATION STACK

# The Big Data Problem



We are generating data at a faster rate than our ability to analyze, understand, transmit, secure and reconstruct in real-time

Not enough compute power, storage or infrastructure to compute in real time with a reasonable TCO

This creates an immense demand for compute architectures that can scale up and out exponentially

# Focused investments to accelerate HPC & AI



**ADVANCED ARCHITECTURES**

SCALAR   VECTOR   MATRIX   SPATIAL

+ Quantum & Neuromorphic

**COMPUTE ARCHITECTURES FOR ALL YOUR WORKLOADS**

**INTELLIGENT INTERCONNECT**

OPEN STANDARDS

**CXL** Compute Express Link

**ADVANCED HIGH PERFORMANT FABRICS**

**INTERCONNECT BEYOND "I/O"**

**SIMPLIFIED PROGRAMMING**

OPEN STANDARDS

oneAPI
Services and Tools

**UNIFIED SINGLE SOFTWARE ABSTRACTION AND DOMAIN-SPECIFIC LIBRARIES**

**TRANSFORMING MEMORY & STORAGE**

OPEN STANDARDS

OPTANE

**DAOS**

**RE-ARCHITECTING THE MEMORY HIERARCHY AND FILE SYSTEMS**

**INTEL IS BUILDING THE HARDWARE, SOFTWARE, INTERCONNECT, MEMORY AND SECURITY ARCHITECTURES NEEDED TO ENABLE YOUR TOMORROW'S APPLICATIONS**

# Acceleration Choices

**CPUs to become more powerful and efficient but certain applications will still require a hardware accelerator.**



**DEDICATED ACCELERATORS**
for maximum compute efficiency of specific, fixed functions

Host **CPU**

**ASSP/ ASIC**

**FPGA/ GPU**

**VERSATILE ACCELERATORS**
for customized and changing workloads in networking, storage, and compute

# The Intel Vision

Heterogeneous Systems:

- Span from CPU to GPU to FPGA to dedicated devices with consistent programming models, languages, and tools



CPUs



GPUs



FPGAs



ASSP

# FPGAs are the focus of today

# What is a FPGA?

- Field Programmable Gate Array (FPGA)
  - Millions of logic elements
  - Thousands of embedded memory blocks
  - Thousands of DSP blocks
  - Programmable routing
  - High speed transceivers
  - Various built-in hardened IP
- Programmable interconnect
- Used to create **Custom Hardware!**



DSP Block

Memory Block

Intel® Stratix® 10
FPGA • SoC • SiP

Programmable Routing Switch

Logic Modules

# How Do Intel® FPGAs Help to Solve the Problem?

**Workload Optimization:**

ensure Xeon cores serve their highest value processing FPGA focus on intensive tasks

Workload 1
Workload 2
Workload N

**Efficient Performance:**

improve performance/watt Custom hardware tailored

**Real-Time:**

high bandwidth connectivity and low-latency parallel processing In-line data streaming

Milliseconds

# Multi-function HW Acceleration with Intel® FPGA PAC

**Any accelerator function Anytime!**

Intel® FPGA Programmable Acceleration Card (PAC)

FPGA

AFU

Data Analytics

Edge Processing

Security

Scientific Computation

Database Access

A.I.

Video Processing

NFV/ Infrastructure

Financial Computation

Accelerate the application you need, whenever you need it.

# Separation of concerns

Two groups of developers:

- Domain experts concerned with getting a result
  - Host application developers leveraging optimized libraries
- Tuning experts concerned with performance
  - Typical FPGA developers that create optimized libraries

Intel® Math Kernel Library a simple example of raising the level of abstraction to the math operations

- Domain experts focus on formulating their problems
- Tuning experts focus on vectorization and parallelization

**Host CPU**

**HW Accel**

# Traditional FPGA Design and Use is *"Difficult"*

Low level hardware design requires complicated, long, time-consuming efforts



Hardware Description Languages

Behavioral Simulation

Synthesis

Place & Route / Timing Analysis / Timing Closure

Board Simulation & Test

# Software Developers are the New FPGA Developers

**"I don't speak FPGA!**

**What is the programming model, and where are the compilers, libraries and tools I am used to?"**

**New use case of FPGAs as software-defined hardware and the benefits as accelerators**

**Opens up the usage for a much larger developer base**

# Acceleration Stack to the rescue

# Components of Acceleration Stack: Overview



Intel® CPU

Application — Developed by User (Domain Expert)

Libraries — User, Intel, and 3rd Party (Tuning Expert)

PCIe* Drivers Provided by Intel — Drivers — Open Programmable Acceleration Engine (OPAE) Provided by Intel

PCIe

FPGA Programmable Acceleration Card

Intel FPGA

FPGA Interface Manager Provided by Intel — Signaling and Management

Acceleration Functional Unit (AFU) — User, Intel, or 3rd–Party IP Plugs into AFU Slot (Tuning Expert)

Qualified and Validated for volume deployment Provided by OEMs

# The Challenge: Enabling the Performance & Capabilities of FPGA for Everyone



**Board Design & Qualification**

**Software Development**

**FPGA Accelerator Development**

**Intel® Investment in All These Areas Democratizes FPGA Acceleration**

# FPGA Acceleration Cards for datacenters

## Intel® FPGA Programmable Acceleration Cards for Application Acceleration

### Intel® FPGA PAC with Arria® 10 GX



**Broad deployment at low power**
½ length, ½ height, 1 PCIe slot card
70W TDP

### Intel® FPGA PAC with Stratix® 10 GX



**Enabling high throughput**
¾ length, full height, dual PCIe slot card
225W TDP

# Intel® FPGA Programmable Acceleration Card
## with Intel® Arria® 10 GX FPGA



Low power programmable acceleration platform with data center-grade software stack enabling in-line processing and memory intensive applications.

**Features**

- *1.15 million logic elements*
- *DDR4 memory, 2 banks 4GB @2133Mbps*
- *53Mbit embedded memory*
- *4x10G / 1x40G QSFP*
- *PCIe* Gen 3 x8 (x16 mechanical)*
- *BMC for monitoring and control (PLDM)*
- *½ length, ½ height, 1slot PCIe* card*
- *70W TDP, 45W FPGA*
- *Acceleration Stack for Intel® Xeon® CPU with FPGAs*

# Intel® FPGA Programmable Acceleration Card
## with Intel® Stratix® 10 GX FPGA



## Features

- *2.8 million logic elements*
- *32 Gb DDR4 DIMM memory (4x8GB, 2133Mbps)*
- *229 Mbit embedded memory*
- *2x 100G (4x25Gb) QSFP*
- *PCIe* Gen3 x16*
- *BMC for monitoring and control (PLDM)*
- *¾ length, full height, dual slot card*
- *225W TDP, 150W FPGA*
- *Acceleration Stack for Intel® Xeon® CPU with FPGAs*

High bandwidth programmable acceleration platform with data center-grade software stack enabling in-line processing and memory intensive applications.

* Other names and brands may be claimed as the property of others.

Specifications preliminary and are subject to change

# Open Programmable Acceleration Engine (OPAE)

**Consistent API across product generations and platforms**
Abstraction for hardware specific FPGA resource details

**Designed for minimal software overhead and latency**
Lightweight user-space library *(libfpga)*

**Open ecosystem for industry and developer community**
FPGA driver being upstreamed into Linux kernel

**Supports both virtual machines and bare metal platforms**

**Faster development and debugging of Accelerator Functions with the included AFU Simulation Environment (ASE)**

**Includes guides, command-line utilities and sample code**

## Simplified FPGA Programming Model for Application Developers

| Applications, Frameworks, Intel® Acceleration Libraries |
|---|

OPAE:

| FPGA API *(C) (enumeration, management, access)* | |
|---|---|
| FPGA Driver *(common – AFU, local memory)* | |
| FPGA Driver *(physical function – PF)* | FPGA Driver *(virtual function - VF)* |
| **OS** | **Hypervisor** |

| FPGA Hardware + Interface Manager |
|---|

Bare Metal OS | Virtual Machine

CentOS    redhat.    ubuntu

Start developing for Intel FPGAs with OPAE today: http://01.org/OPAE

# INTEL® PROGRAMABLE ACCELERATION CARD AND STACK INSTALLATION

Step Guide

# Out-of-Box User Flow for Acceleration Stack



**①** Select supported Server

**②** Install PAC

**③** Install Supported OS

**④**

**⑤**

**⑥**

**Deployment Flow (Software only)**

Download & Install Runtime Package of Acceleration Stack

**AFU Development Flow With Quartus**

Download & Install Developer Package of Acceleration Stack

Includes HLS & OpenCL (Optional)

Board Bring up

Download & Install Simulator

Create & Simulate Workload

Download & Install Workload

Write Host Application

Runtime package includes only OPAE drivers and sample AFU, Developer package includes Quartus + IP Lic + drivers

Programmable Solutions Group

(intel)

# Select Supported Server

| OEM | Dell | Fujitsu | HPE | Inspur | Quanta | Kontron | Supermicro |
|-----|------|---------|-----|--------|--------|---------|------------|
| **Status** | Qualified | Qualified | Qualified | Qualified* | Qualified | Ongoing | Qualified* |
| **Servers Supported** | R640<br>R740<br>R740xd<br>R840<br>R940xa | RX2540<br>TX2550 | ProLiant<br>DL360<br>DL380 | 5280M5 | QuantaGrid<br>D52BQ-1U<br>D52BQ-2U<br>QuantaVault<br>JG4080 | Symkloud<br>MS2900 | Sys-1029U<br>Sys-2029U<br>Sys-6019U<br>Sys-6029U |

## Customers can deploy on their servers of choice following:
## Intel Programmable Acceleration Card Platform Qualification Guidelines*

*Available on request

# Install PAC – Arria10 PAC in HPE DL360



Back

Front

Air Flow

# Install Supported OS

Acceleration Stack v1.2 validated OS

- RHEL kernel 3.10 (v7.4 & 7.6)

- CentOS kernel 3.10 (v7.4 & 7.6)

- Ubuntu kernel 4.4 (v16.04)

(intel)

# Download Acceleration Stack

https://www.intel.com/content/www/us/en/programmable/solutions/acceleration-hub/overview.html

# Download Intel® Acceleration Stack

## Download Intel® Acceleration Stack Version 1.2

| Components | Acceleration Stack for Runtime | Acceleration Stack for Development |
|---|---|---|
| Purpose | Smaller footprint package for software development of runtime host application. Intel® Quartus® Prime Software not included. | Accelerator function development using the Intel Quartus Prime Pro Edition Software, Intel FPGA Software Development Kit (SDK) for OpenCL™ and Acceleration Stack |
| Intel Acceleration Stack Version | Intel Acceleration Stack Version 1.2 | Intel Acceleration Stack Version 1.2 |
| Intel Quartus Prime software and interfaces | Not required. Pre-compiled binaries and FPGA images provided in the release | Requires Intel Quartus Prime Pro Edition software version 17.1.1. Software and related interfaces (SR-IOV, Low Latency 10 Gbps and 40 Gbps Ethernet MAC/PHY) are provided in the release |
| OpenCL software | Intel FPGA Runtime Environment (RTE) for OpenCL | Intel FPGA SDK for OpenCL |
| Validated Servers | View server models | View server models |
| Validated operating system | RHEL 7.4, CentOS 7.4, Ubuntu 16.04 | RHEL 7.4, CentOS 7.4, Ubuntu 16.04 |
| Release notes | Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.2 Release Notes | Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.2 Release Notes |
| Quick Start Guide* | Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA | Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA |
| Download size | ~200 MB | ~18 GB |
| Intel Acceleration Stack download | Download Now | Download Now |
| md5sum | 393061340C31717C7C31C09E29F18FD2 | 28A5BEF88AF2435D08EDC2F78F1AEA99 |
| Board Management Controller (BMC) version | Firmware 26889 <br><br> Firmware Bootloader 26879 | Firmware 26889 <br><br> Firmware Bootloader 26879 |
| BMC firmware and tools download | Register at Intel PAC Firmware and Tools and select Intel PAC | Register at Intel PAC Firmware and Tools and select Intel PAC |

# AFU Development Software Requirements

Acceleration Stack SDK (all licenses included in development package)

- Quartus Prime Pro Software 17.1.1 for v1.2 Acceleration Stack, 18.0.1 for v2.0

- IP-PCIE/SRIOV License

- Low Latency 10Gbps Ethernet MAC(6AF7-0119) license

- Low Latency 40Gbps Ethernet MAC and PHY(6AF7-011B) license

python2-jsonschema package from the epel repository (version 2.7 or higher)

GCC – C compiler version 4.7 or greater

RTL Simulator

- Synopsys VCS-MX version 2016.06-SP2-1

- 64-bit ModelSim SE or QuestaSim version 10.5c or higher

# Installing the Intel® Acceleration Stack

1.  Extract the archive file:

    tar xvf *rte_installer.tar.gz   or      tar xvf *dev_installer.tar.gz

2.  Change to the installation directory.

    cd *rte_installer           or      cd *dev_installer

3.  Install Extra packages for Enterprise Linux (EPEL) for RHEL 7.4 only

    sudo yum install https://dl.fedoraproject.org/pub/epel/epel-release-latest-7.noarch.rpm

    sudo subscription-manager repos --enable "rhel-*-optional-rpms" --enable "rhel-*-extras-rpms"

4.  Run setup script

    ./setup.sh

5.  Run the initialization script from the installation directory to setup environment variables

    source /home/<username>/intelrtestack/init_env.sh  or  source /home/<username>/inteldevstack/init_env.sh

# Intel® Acceleration Stack Directory Structure

# BOARD BRING-UP

# Out-of-Box User Flow for Acceleration Stack

**1** Select supported Server

**2** Install PAC

**3** Install Supported OS

**4**

**5**

Write Host Application

**Deployment Flow (Software only)**

Download & Install Runtime Package of Acceleration Stack

Board Bring up

Download & Install Workload

**AFU Development Flow With Quartus**

Download & Install Developer Package of Acceleration Stack

Includes HLS & OpenCL (Optional)

Download & Install Simulator

Create & Simulate Workload

Intel Website (Acceleration Hub)

Runtime package includes only OPAE drivers and sample AFU
Developer package includes Quartus + IP Lic + drivers

(intel)

# Board Bring up steps

| 5.1 | | 5.2 | | 5.3 | | 5.4 | | 5.5 |
|---|---|---|---|---|---|---|---|---|
| Locate PAC in Multiple Card System | → | Finding Serial Number | → | Check PCIe* Speed and Width | → | Check FIM and BMC Version | → | Run FPGA Diagnostics |

# Locating PAC in Multi-Card System: SYSFS Entry

## To list all SYSFS entries in a multi-PAC system

```
$ ls -l /sys/class/fpga/intel-fpga-dev.?/device
```

```
lrwxrwxrwx. 1 root root 0 Oct 25 12:34 /sys/class/fpga/intel-fpga-dev.0/device -> ../../../0000:3b:00.0
lrwxrwxrwx. 1 root root 0 Oct 25 12:34 /sys/class/fpga/intel-fpga-dev.1/device -> ../../../0000:86:00.0
lrwxrwxrwx. 1 root root 0 Oct 25 12:34 /sys/class/fpga/intel-fpga-dev.2/device -> ../../../0000:87:00.0
```

# Finding Board Serial Number

To view serial number for a particular SYSFS entry



**Find serial number on front bottom of Arria® 10 GX PAC**

```
$ hexdump -C /sys/class/fpga/intel-fpga-dev.2/intel-fpga-fme.2/intel-pac-hssi.?.auto/hssi_mgmt/eeprom
```

```
00000000  4d 41 43 3d 30 30 3a 30  62 3a 33 65 3a 30 31 3a  |MAC=00:0b:3e:01:|
00000010  65 65 3a 66 38 0a 53 4e  3d 32 30 33 32 31 36 0a  |ee:f8 SN=203216.|
00000020  50 43 3d 41 31 30 53 41  34 2d 30 55 2d 42 31 31  |PC=A10SA4-0U-B11|
00000030  35 58 32 45 32 51 2d 32  32 2d 49 34 30 31 34 30  |5X2E2Q-22-I40140|
00000040  54 2d 36 0a 52 45 56 3d  31 2e 31 32 2e 30 2e 30  |T-6.REV=1.12.0.0|
00000050  2e 30 0a 0a ff ff ff ff  ff ff ff ff ff ff ff ff  |.0..............|
***
00000200
```

# Check PCIe Speed and Width

```
$ sudo lspci -d 8086:09c4 -vvv
```

```
05:00.0 Processing accelerators: Intel Corporation Device 09c4
        Subsystem: Intel Corporation Device 0000
        Physical Slot: 2
        Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx+
        Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
        Latency: 0, Cache Line Size: 64 bytes
        Interrupt: pin A routed to IRQ 25
        Region 0: Memory at eab00000 (64-bit, prefetchable) [size=512K]
        Region 2: Memory at eaa00000 (64-bit, prefetchable) [size=1M]
        Capabilities: [68] MSI-X: Enable+ Count=7 Masked-
                Vector table: BAR=0 offset=00009000
                PBA: BAR=0 offset=0000a000
        Capabilities: [78] Power Management version 3
                Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)
                Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-
        Capabilities: [80] Express (v2) Endpoint, MSI 00
                DevCap:  MaxPayload 256 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us
                         ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset+
                DevCtl:  Report errors: Correctable+ Non-Fatal+ Fatal+ Unsupported+
                         RlxdOrd- ExtTag+ PhantFunc- AuxPwr- NoSnoop+ FLReset-
                         MaxPayload 256 bytes, MaxReadReq 1024 bytes
                DevSta:  CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-
                LnkCap:  Port #0, Speed 8GT/s, Width x8, ASPM not supported, Exit Latency L0s <4us, L1 <1us
                         ClockPM- Surprise- LLActRep- BwNot-
                LnkCtl:  ASPM Disabled; RCB 64 bytes Disabled- CommClk+
                         ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
                LnkSta:  Speed 8GT/s, Width x8, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt-
(truncated)
```

# Useful OPAE Command-line Utilities For Board Management

| Commands | Description |
| --- | --- |
| fpgainfo | User can read the Board Telemetry data. For example temperature or Voltages. |
| fpgabist | Performs self-diagnostic test: measure bandwidth between local DDR4 memory and system memory |
| fpgaconf | Configure Acceleration Function Unit (AFU) into FPGA; Check compatibility with targeted FPGA and FIM |
| fpgaflash | Updates FPGA Interface Manager (FIM) image (.rpd file) being stored in flash; Updates BMC firmware. |

(intel)

# Checking FIM and BMC Version

- Board needs active PCIe* link to check FIM version

- Use OPAE tool **fpgainfo** to check PAC's FIM and BMC version

```
$ sudo fpgainfo fme
```

- Sample output

```
[sudo] Your password:
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//****** FME ******//
Object Id               : 0xEE00000
PCIe s:b:d:f            : 0000:D8:00:0
Device Id               : 0x09C4
Socket Id               : 0x00
Ports Num               : 01
Bitstream Id            : 0x121000200000154
Bitstream Version       : 0x55B200010201
Pr Interface Id         : 69528db6-eb31-577a-8c36-68f9faa081f6
```

**BMC Version**

**FIM Version**

# Version Table

| Acceleration Stack Version | FIM Version (PR Interface ID) | OPAE Version | BMC Version |
|---|---|---|---|
| 1.2 Production | 69528db6-eb31-577a-8c36-68f9faa081f6 | 1.1.2-1 | 26889 |
| 1.2 Alpha | 93abeb6a-30c8-5f77-8172-d828c3a699ca | 1.1.1-1 | 26889 |
| 1.1 Production | 9926ab6d-6c92-5a68-aabc-a7d84c545738 | 1.0.2 | 26822 |

5.4

# Ensure PAC Is Visible In-System

If FIM is loaded correctly, PAC should show up as PCIe* endpoint, and can be seen from 'lspci' (Linux command).

```
$ lspci | grep 09c4
```

- OS on host CPU will discover PAC cards as PCIe device 8086:09c4

```
04:00.0 Processing accelerators [1200]: Intel Corporation Device [8086:09c4]
```

Programmable Solutions Group

# Checking OPAE Software Version

Follow Quick Start Guide to check OPAE version

- For example, in CentOS/RHEL, run the following to check OPAE version:

```
$ rpm –qa | grep opae
```

- Sample output

```
opae-tools-1.1.2-1.x86_64
opae-devel-1.1.2-1.x86_64
opae-libs-1.1.2-1.x86_64
opae-1.1.2-1.x86_64
```

# What is Diagnostic test

The fpgabist tool performs self-diagnostic tests on supported FPGA platforms.

Tests PCIe, DMA from CPU DDR to Device DDR and memory access bandwidth

Currently, fpgabist accepts the following AFs:

1. **nlb_mode_3:** The native loopback (NLB) test implements a loopback from TX to RX. Use it to verify basic functionality and to measure bandwidth.

2. **dma_afu:** The direct memory access (DMA) AFU test transfers data from host memory to FPGA-attached local memory.

(intel)

# Run FPGA Diagnostics

Configure the number of system hugepages the fpgadiag utility requires

```
sudo sh -c "echo 20 > /sys/kernel/mm/hugepages/hugepages-2048kB/nr_hugepages"
```

Configure and run diagnostics with NLB_3 AFU Image

```
sudo fpgabist
$OPAE_PLATFORM_ROOT/hw/samples/nlb_mode_3/bin/nlb_mode_3.gbs
```

Configure and run diagnostics with DMA AFU Image

```
sudo fpgabist
$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/bin/dma_afu.gbs
```

# DMA AFU: Built-In Self Test (fpgabist)

# DMA Built-in Self Test Output

`fpgainfo` Tool output (FME, TEMP, POWER, PORT)

FME and PORT error status registers (for AFU developer and user to debug)

Partial Reconfiguration messages (loading AFU)

DMA bandwidth report

# DMA BIST Output 1/5

```
========================================================

Beginning FPGA Built-In Self-Test

========================================================
Device: bus = 04, device = 00, func = 0
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//****** FME ******//
Object Id                     : 0xF300000
PCIe s:b:d:f                   : 0000:04:00:0
Device Id                      : 0x09C4
Socket Id                      : 0x00
Ports Num                      : 01
Bitstream Id                   : 0x121000200000161
Bitstream Version              : 0x10201
Pr Interface Id                : 93abeb6a-30c8-5f77-8172-d828c3a699ca
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//****** PORT ******//
Object Id                     : 0xF200000
PCIe s:b:d:f                   : 0000:04:00:0
Device Id                      : 0x09C4
Socket Id                      : 0x00
Ports Num                      : 01
Bitstream Id                   : 0x121000200000161
Bitstream Version              : 0x10201
Pr Interface Id                : 93abeb6a-30c8-5f77-8172-d828c3a699ca
Accelerator Id                 : 331db30c-9885-41ea-9081-f88b8f655caa
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
```

**Output of "fpgainfo fme" command**

**Output of "fpgainfo port" command**

# DMA BIST Output 2/5

```
//****** TEMP ******//
Object Id                     : 0xF300000
PCIe s:b:d:f                   : 0000:04:00:0
Device Id                     : 0x09C4
Socket Id                     : 0x00
Ports Num                     : 01
Bitstream Id                  : 0x121000200000161
Bitstream Version             : 0x10201
Pr Interface Id               : 93abeb6a-30c8-5f77-8172-d828c3a699ca
(11) FPGA Core TEMP           : 73.00 °C
(12) Board TEMP               : 47.00 °C
(14) QSFP TEMP                : No reading (reading state unavailable)
(15) Core Supply Temp         : 75.96 °C
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//****** POWER ******//
Object Id                     : 0xF300000
PCIe s:b:d:f                   : 0000:04:00:0
Device Id                     : 0x09C4
Socket Id                     : 0x00
Ports Num                     : 01
Bitstream Id                  : 0x121000200000161
Bitstream Version             : 0x10201
Pr Interface Id               : 93abeb6a-30c8-5f77-8172-d828c3a699ca
( 0) Total Input Power        : 23.50 Watts
( 1) PCIe 12V Current         : 1.96 Amps
( 2) PCIe 12V Voltage         : 11.60 Volts
( 3) 1.2V Voltage             : 1.22 Volts
( 4) 1.2V Current             : 2.66 Amps
( 5) 1.8V Voltage             : 1.83 Volts
( 6) 1.8V Current             : 2.91 Amps
( 7) 3.3V Mgmt Voltage        : 3.36 Volts
( 8) 3.3V Current             : 0.72 Amps
( 9) FPGA Core Voltage        : 0.90 Volts
(10) FPGA Core Current        : 8.02 Amps
```

**Output of "fpgainfo temp" command**

**Output of "fpgainfo power" command**

intel

# DMA BIST Output 3/5

```
//****** FME ERRORS ******//
Object Id                    : 0xF300000
PCIe s:b:d:f                  : 0000:04:00:0
Device Id                    : 0x09C4
Socket Id                    : 0x00
Ports Num                    : 01
Bitstream Id                 : 0x121000200000161
Bitstream Version            : 0x7FFD00010201
Pr Interface Id              : 93abeb6a-30c8-5f77-8172-d828c3a699ca
First Error                  : 0x0
Next Error                   : 0x0
Errors                       : 0x0
PCIe1 Errors                 : 0x0
Nonfatal Errors              : 0x0
Inject Error                 : 0x0
Catfatal Errors              : 0x0
PCIe0 Errors                 : 0x0
```

**Output of "fpgainfo error" command**

# DMA BIST Output 4/5

Loading DMA AFU (FPGA partial reconfiguration)

AFU will "find slot" if AFU version matched FIM version

```
Running mode: dma_afu
Attempting Partial Reconfiguration:
Reading bitstream
Looking for slot
Found slot
Programming bitstream
Writing bitstream
Done
```

# DMA BIST Output 5/5

```
Running fpga_dma_test test...

Running test in HW mode
Buffer Verification Success!
Buffer Verification Success!
Running DDR sweep test
Buffer pointer = 0x7f1b68982000, size = 0x100000000 (0x7f1b68982000 through 0x7f1c68982000)
Allocated test buffer
Fill test buffer
DDR Sweep Host to FPGA
Measured bandwidth = 6810.764668 Megabytes/sec
Clear buffer
DDR Sweep FPGA to Host
Measured bandwidth = 6917.527127 Megabytes/sec
Verifying buffer..
Buffer Verification Success!
DDR sweep with unaligned pointer and size
Buffer pointer = 0x7f1b6938303d, size = 0xfffffffbe (0x7f1b6938303d through 0x7f1c69382ffb)
…
…
Buffer pointer = 0x7f1b69383000, size = 0xfffffff9 (0x7f1b69383000 through 0x7f1c69382ff9)
Allocated test buffer
Fill test buffer
DDR Sweep Host to FPGA
Measured bandwidth = 6813.543883 Megabytes/sec
Clear buffer Clear buffer
DDR Sweep FPGA to Host
Measured bandwidth = 6926.264906 Megabytes/sec
Verifying buffer..
Buffer Verification Success!
Finished Executing DMA Tests


Built-in Self-Test Completed.
```

**Measured bandwidth for each direction**

# ACCELERATOR FUNCTIONAL UNIT (AFU)

# FPGA Interface Manager (FIM) + AFU



Intel®
Xeon®
CPU

Application

Libraries

Drivers

Developed by User
(Domain Expert)

User, Intel, and 3rd Party
(Tuning Expert)

PCIe* Drivers
Provided by Intel

Open Programmable
Acceleration Engine (OPAE)
Provided by Intel

PCIe

Intel FPGA

FPGA
Programmable
Acceleration
Card

Signaling and
Management

Acceleration
Functional Unit
(AFU)

*FPGA Interface Manager*
Provided by Intel

*Qualified and Validated for
volume deployment*
Provided by OEMs

User, Intel, or 3rd-Party IP
Plugs into AFU Slot
(Tuning Expert)

# How Can FPGA Accelerators Be Created?

**Self-Developed**

**Externally-Sourced**

**Higher Productivity**

C/C++ Programming
Language

↓

Intel® HLS Compiler
Intel® FPGA SDK for
OpenCL™

**Performance Optimized**

VHDL or Verilog

↓

**Quartus** Prime
Design Software

**Intel® Reference Designs**

intel®

**Contracted Engagement**

Ecosystem Partner

**Intel FPGA**

Signaling and
Management

Acceleration
Functional Unit
(AFU)

FPGA
Programmable
Acceleration
Card

(intel)

# Accelerator Function Development



**HDL Programming**

ASE from Intel

OPAE from Intel

Intel® Quartus Prime Pro

Intel® HLS Compiler

C

HDL

SW Compiler

Syn. PAR

exe

AFU Image

AFU Simulation Environment (ASE)

Application
OPAE Software

AF
FIM

CPU

FPGA

**OpenCL Programming**

Intel® FPGA SDK for OpenCL™

OpenCL

Host

Kernels

SW Compiler

OpenCL Compiler

exe

AFU Image

OpenCL Emulator

Application
OPAE Software

AF
FIM

CPU

FPGA

# FPGA INTERFACE MANAGER (FIM): Under the hood



**FPGA**

**FPGA INTERFACE MANAGER (FIM)**

**FPGA INTERFACE UNIT (FIU)**

PCIe Gen 3x8/x16* Hard IP Controller

CCI-P (512-bit Bidirectional Data Path)

**FPGA Manager Engine (FME)**

CCI-P

**ACCELERATOR FUNCTIONAL UNIT SLOT (Partial Reconfiguration region)**

Resources Available:
|  | Arria 10 | Stratix10 |
|---|---|---|
| ALMs: | 92% | 95% |
| M20KBlocks: | 94% | 98% |
| DSP Blocks: | 100% | 100% |

267/300* MHz 512-Bit

1067/1200* MHz 64-Bit ECC

| AV - MM | EMIF DDR4 | DIMM 0 |
| AV - MM | EMIF DDR4 | DIMM 1 |
| AV – MM* | EMIF DDR4* | DIMM 2* |
| AV – MM* | EMIF DDR4* | DIMM 3* |
| AV - ST | HSSI PHY (PCS/PMA) | QSFP+ |

* Stratix 10 PAC only

intel

# Overview of OPAE Platform for AFUs

Platform Interface Manager (PIM) defines a generic OPAE platform for which AFU top-levels should be designed

- The AFU requests the device interfaces and properties it needs from the PIM using a platform configuration file specification (.json)

- Generates a shim that translates hardware platform-specific device interfaces to the OPAE Platform's generic device interfaces used by the AFU

- Shim inserted between platforms PR region and the AFU providing top level module interface for the AFU

# OPAE Platform Device Classes

# Core Cache Interface: Overview

CCI abstracts AFU from lower level PCIe protocol

Enables AFU to access host memory and respond to MMIO requests

Composed of 3 command and response channels



- Supports bidirectional 512-bit data operating at 400MHz pClk domain

- Host memory accesses are on 64Byte Cache Line (CL) basis

  - Supports Multi-CL bursts of 2 or 4

  - Supports write fence mechanism to support synchronizing shared host memory accesses between AFU and Host SW application

# Intel FPGA Basic Building Blocks (BBB)

Suite of RTL shims for transforming the CCI interface

Memory Properties Factory (MPF)

- Adds features to the base CCI memory interface

CCI Async-shim

- Clock crossing shim for slower-running accelerators

CCI Multiplexer

- Allows multiple agents to share a single CCI-P interface

```
$ git clone https://github.com/OPAE/intel-fpga-bbb
```

- intel-fpga-bbb-master
  - BBB_cci_gemm
  - BBB_cci_mpf
  - BBB_ccip_async
  - BBB_ccip_mux
  - platform-ifc-mgr-compat
  - samples

# Example Designs to Get Started



| Example | Description |
|---|---|
| Hello AFU | Simple AFU with direct CCI connection for MMIO access |
| Hello Intr AFU | Example use of user interrupts |
| Hello Mem AFU | Example showing using USR Clock to auto close timing in the AFU |
| DMA AFU | Example DMA AFU to move data between host memory and local FPGA memory. Uses BBB and bridges Avalon to CCI |
| Streaming DMA AFU | Example DMA AFU to move data between host memory and the AFU directly as a streaming packet |
| Eth e2e e10 | 10Gb Ethernet loopback design |
| Eth e2e e40 | 40Gb Ethernet loopback  design |
| NLB mode 0 | Native LoopBack adaptor (rd/wr) with more features |
| NLB mode 0 stp | Native LoopBack adaptor with SignalTap remote debug |
| NLB mode 3 | Native LoopBack adaptor (rd/wr) |

# AF Project Structure
## Overview of hello_afu example AFU



**Start with existing design and modify for your needs**

- The *./hw* directory provides an example file structure for the AFU's design source and build structure

- Host OPAE software application source in the *./sw* directory
  - To perform the co-simulation environment

Project directory typically contains :

- AFU's Quartus settings file (./hw/afu.qsf)

- AFU's RTL

- AFU's Quartus PR *build* directory (./build) with project files and compiled AF image (.gbs)

- Platform configuration file (.json)

- Build configuration file (.txt)

(intel)

# AFU RTL Source
## Mandatory Source Files and Hierarchical Structure



afu.sv

- AFU top-level RTL source file describing accelerator

- Can have any name, but the top-level module within must be named "afu"

ccip_std_afu.sv

- Mandatory top level wrapper RTL file that instantiates the AFU module described in afu.sv

- Instantiates mandatory ccip_interface_reg module described in the mandatory ccip_interface_reg.sv source file

The .json file is the platform configuration file describing the devices classes required by AFU

The filelist.txt file specifies the build configuration (including source files and .json file)

# Platform Configuration File (.json)

Specify the AFU's UUID

- uuidgen To generate

Request a top-level interfaces

- ccip_std_afu, ccip_std_afu_avalon_mm and optional HSSI device interfaces

Request pipelining on device interfaces

- Adds user defined number of pipeline register stages to cci or local memory interfaces

Request clock crossing on device interfaces

- Inserts clock crossing bridge to synchronize cci and local memory to a clock

Specify a requested device interface as optional

Specify AFU user clock timing

- Close timing using user clock frequency range defined here

# AFU RTL Source
## ccip_std_afu.sv Source File (1/2)

```
module ccip_std_afu(
  // CCI-P Clocks and Resets
  pClk,                      // 400MHz - CCI-P clock domain. Primary interface clock
  pClkDiv2,                  // 200MHz - CCI-P clock domain.
  pClkDiv4,                  // 100MHz - CCI-P clock domain.
  uClk_usr,                  // User clock domain. Refer to clock programming guide  ** Currently provides fixed 300MHz clock **
  uClk_usrDiv2,              // User clock domain. Half the programmed frequency  ** Currently provides fixed 150MHz clock **
  pck_cp2af_softReset,       // CCI-P ACTIVE HIGH Soft Reset
  pck_cp2af_pwrState,        // CCI-P AFU Power State
  pck_cp2af_error,           // CCI-P Protocol Error Detected

`ifdef INCLUDE_DDR4
  DDR4a_USERCLK,
  DDR4a_waitrequest,
  DDR4a_readdata,
  DDR4a_readdatavalid,
  DDR4a_burstcount,
  DDR4a_writedata,
  DDR4a_address,
  DDR4a_write,
  DDR4a_read,
  DDR4a_byteenable,
  DDR4b_USERCLK,
  DDR4b_waitrequest,
  DDR4b_readdata,
  DDR4b_readdatavalid,
  DDR4b_burstcount,
  DDR4b_writedata,
  DDR4b_address,
  DDR4b_write,
  DDR4b_read,|
  DDR4b_byteenable,
`endif

  // Interface structures
  pck_cp2af_sRx,             // CCI-P Rx Port
  pck_af2cp_sTx              // CCI-P Tx Port
);
```

ccip_std_afu Module provides the wrapper for instantiating the AF into the FIM framework

- Provides access to the FIU host interface

- Provides access to the local DDR4 SDRAM banks

# AFU RTL Source

## ccip_std_afu.sv Source File (2/2)

Your AFU goes here

```systemverilog
//========================================================
// User AFU goes here
//========================================================

afu afu_inst(
    .afu_clk(afu_clk),

`ifdef INCLUDE_DDR4
    .DDR4a_USERCLK(DDR4a_USERCLK),
    .DDR4a_waitrequest(DDR4a_waitrequest),
    .DDR4a_readdata(DDR4a_readdata),
    .DDR4a_readdatavalid(DDR4a_readdatavalid),
    .DDR4a_burstcount(DDR4a_burstcount),
    .DDR4a_writedata(DDR4a_writedata),
    .DDR4a_address(DDR4a_address),
    .DDR4a_write(DDR4a_write),
    .DDR4a_read(DDR4a_read),
    .DDR4a_byteenable(DDR4a_byteenable),
    .DDR4b_USERCLK(DDR4b_USERCLK),
    .DDR4b_waitrequest(DDR4b_waitrequest),
    .DDR4b_readdata(DDR4b_readdata),
    .DDR4b_readdatavalid(DDR4b_readdatavalid),
    .DDR4b_burstcount(DDR4b_burstcount),
    .DDR4b_writedata(DDR4b_writedata),
    .DDR4b_address(DDR4b_address),
    .DDR4b_byteenable(DDR4b_byteenable),
    .DDR4b_write(DDR4b_write),
    .DDR4b_read(DDR4b_read),
`endif

        .reset           ( fiu.reset ) ,
        .cp2af_sRxPort    ( mpf2af_sRxPort ) ,
        .cp2af_mmio_c0rx  ( pck_cp2af_mmio_sRx.c0 ) ,
        .af2cp_sTxPort    ( af2mpf_sTxPort )
);
```

# AFU Overview Flow



**AF Simulation Environment (ASE) enables seamless portability to real HW**

- Allows fast verification of OPAE software together with AF RTL without HW
  - SW Application loads ASE library and connects to RTL simulation

- For execution on HW, application loads Runtime library and RTL is compiled by Intel® Quartus into FPGA bitstream

# AFU Development Flow Using OPAE SDK

AFU requests the ccip_std_afu top level interface classes

- *$OPAE_PLATFORM_ROOT/hw/samples/hello_afu/hw/rtl/hello_afu.json*

AFU RTL files implementing accelerated function

- *$OPAE_PLATFORM_ROOT/hw/samples/hello_afu/hw/rtl/afu.sv*

List all source files and platform configuration file

- *$OPAE_PLATFORM_ROOT/hw/samples/hello_afu/hw/rtl/filelist.txt*

In terminal window, enter these commands:

- *cd $OPAE_PLATFORM_ROOT/hw/samples/hello_afu*
- *afu_sim_setup --source hw/rtl/filelist.txt build_sim*

Specify the Platform Configuration

↓

Design the AFU

↓

Specify Build Configuration

↓

Generate the ASE Build Environment

# AFU Development Flow Using OPAE SDK

Compile AFU and platform simulation models and start simulation server process

- *cd build_sim*

- *make*

- *make sim*

In 2nd terminal window compile the host application and start the client process

- *Export ASE_WORKDIR= $OPAE_PLATFORM_ROOT/hw/samples/hello_afu/build_sim/work*

- *cd $OPAE_PLATFORM_ROOT/hw/samples/hello_afu/sw*

- ***make USE_ASE=1***

- *./hello_afu*



Specify the Platform Configuration

Design the AFU

Specify Build Configuration

Generate the ASE Build Environment

Verify AFU with ASE

# AFU Simulation Environment (ASE)

Hardware software co-simulation environment

Uses simulator Direct Programming Interface (DPI) for HW/SW connectivity

- Not cycle accurate (used for functional correctness)
- Converts SW API to CCI transactions

Provides transactional model for the Core Cache Interface (CCI-P) protocol and memory model for the FPGA-attached local memory

Validates compliance to

- CCI-P protocol specification
- Avalon® Memory Mapped (Avalon-MM) Interface Specification
- Open Programmable Acceleration Engine

# Simulation Complete



```
[APP]
[APP]  Issuing Soft Reset...
[APP]  MMIO Read       : tid = 0x002, offset = 0x0
[APP]  MMIO Read Resp : tid = 0x002, data = 1000010000000000
AFU DFH REG = 1000010000000000
[APP]  MMIO Read       : tid = 0x003, offset = 0x8
[APP]  MMIO Read Resp : tid = 0x003, data = 9722d43375b61c66
AFU ID LO = 9722d43375b61c66
[APP]  MMIO Read       : tid = 0x004, offset = 0x10
[APP]  MMIO Read Resp : tid = 0x004, data = 850adcc26ceb4b22
AFU ID HI = 850adcc26ceb4b22
[APP]  MMIO Read       : tid = 0x005, offset = 0x18
[APP]  MMIO Read Resp : tid = 0x005, data = 0
AFU NEXT = 00000000
[APP]  MMIO Read       : tid = 0x006, offset = 0x20
[APP]  MMIO Read Resp : tid = 0x006, data = 0
AFU RESERVED = 00000000
[APP]  MMIO Read       : tid = 0x007, offset = 0x80
[APP]  MMIO Read Resp : tid = 0x007, data = 0
Reading Scratch Register (Byte Offset=00000080) = 00000000
MMIO Write to Scratch Register (Byte Offset=00000080) = 123456789abcdef
[APP]  MMIO Write      : tid = 0x008, offset = 0x80, data = 0x123456789abcdef
[APP]  MMIO Read       : tid = 0x009, offset = 0x80
[APP]  MMIO Read Resp : tid = 0x009, data = 123456789abcdef
Reading Scratch Register (Byte Offset=00000080) = 123456789abcdef
Setting Scratch Register (Byte Offset=00000080) = 0
[APP]  MMIO Write      : tid = 0x00a, offset = 0x80, data = 0x0
[APP]  MMIO Read       : tid = 0x00b, offset = 0x80
[APP]  MMIO Read Resp : tid = 0x00b, data = 0
Reading Scratch Register (Byte Offset=00000080) = 00000000
Done Running Test
[APP]  Deinitializing simulation session
[APP]  Closing Watcher threads
[APP]  Deallocating UMAS
[APP]  Deallocating memory /umas.187070359034322 ...
[APP]  SUCCESS
[APP]  Deallocating MMIO map
[APP]  Deallocating memory /mmio.187070359034322 ...
[APP]  SUCCESS
[APP]  Deallocate all buffers ...
[APP]       Took 583,231,696 nsec
[APP]  Session ended
```

```
#   [SIM]  1    ADDED        /umas.187070359034322
#   [SIM]  Request to deallocate "/umas.187070359034322" ...
#   [SIM]  1    REMOVED      /umas.187070359034322
#   [SIM]  Request to deallocate "/mmio.187070359034322" ...
#   [SIM]  0    REMOVED      /mmio.187070359034322
#   [SIM]  ASE recognized a SW simkill (see ase.cfg)... Simulator will EXIT
#   [SIM]  SIM-C : Exiting event socket server@/tmp/ase_event_server_187070359034322...
#   [SIM]  Closing message queue and unlinking...
#   [SIM]  Unlinking Shared memory regions....
#   [SIM]  Session code file removed
#   [SIM]  Removing message queues and buffer handles ...
#   [SIM]  Cleaning session files...
#   [SIM]  Simulation generated log files
#   [SIM]       Transactions file      | $ASE_WORKDIR/ccip_transactions.tsv
#   [SIM]       Workspaces info        | $ASE_WORKDIR/workspace_info.log
#   [SIM]       ASE seed               | $ASE_WORKDIR/ase_seed.txt
#   [SIM]
#   [SIM]  Tests run     => 1
#   [SIM]
#   [SIM]  Sending kill command...
#   [SIM]  Simulation kill command received...
#
#   Transaction count    |     VA      VL0      VH0      VH1 |   MCL-1    MCL-2    MCL-4
#   =================================================================================
#   MMIOWrReq          2 |
#   MMIORdReq         10 |
#   MMIORdRsp         10 |
#   IntrReq            0 |
#   IntrResp           0 |
#   RdReq              0 |      0        0        0        0 |      0        0        0
#   RdResp             0 |      0        0        0        0 |
#   WrReq              0 |      0        0        0        0 |      0        0        0
#   WrResp             0 |      0        0        0        0 |      0        0        0
#   WrFence            0 |      0        0        0        0 |
#   WrFenRsp           0 |      0        0        0        0 |
#
# ** Note: $finish    : /home/student/fpga_trn/AccelStack_Workshop/hello_afu/build_sim/rtl/cci
4)
#   Time: 21620047500 ps  Iteration: 2  Instance: /ase_top/ccip_emulator
# End time: 12:34:40 on Aug 21,2018, Elapsed time: 0:28:57
# Errors: 0, Warnings: 3
/home/student/fpga_trn/AccelStack_Workshop/hello_afu/build_sim
```

## Application SW Window (client)          AFU Simulator Window (server)

(intel)

# AFU Development Flow Using OPAE SDK

## Generate the AF build environment:

- *cd $OPAE_PLATFORM_ROOT/hw/samples/hello_afu*

- *afu_synth_setup --source hw/rtl/filelist.txt build_synth*

## Generate the AF

- *cd build_synth*

- *$OPAE_PLATFORM_ROOT/bin/run.sh*

Specify the Platform Configuration
↓
Design the AFU
↓
Specify Build Configuration
↓
Generate the ASE Build Environment
↓
Verify AFU with ASE
↓
Generate the AF Build Environment
↓
Generate the AF

# Using the Quartus GUI

Compiling the AFU uses a command line-driven PR compilation flow

- Builds PR region AF as a .gbs file to be loaded into OPAE hardware platform

Can use the Quartus GUI for the following types of work:

- Viewing compilation reports

- Interactive Timing Analysis

- Adding SignalTap instances and nodes
  - For on-board debugging

# AFU Debug with Remote SignalTap

## Introduction

Remote SignalTap enables in-system debug of AFUs on PAC installations with limited physical access

Remote debug capability in OPAE supports the following in-system debug tools included with Quartus Prime Pro:

- In-system sources and probes

- In-system memory content editor

- Signal Probe

- System Console

Intel FPGA device

Design logic

0 1 2 3 SignalTap II instances

0 1 2 3

JTAG hub

Buffers

Programming hardware (e.g. Intel FPGA download cable)

PC with Quartus Prime software or standalone SignalTap II tool

# AFU Design Using High Level Synthesis (HLS)

Leverage GNU compatible HLS compiler to produce verified RTL

Designing at a higher level of abstraction = increase productivity

- Debugging software is much faster than hardware

- Easier to specify functions in software

- Simulation of RTL takes thousands times longer than software

- Easier to modify C/C++ source than RTL

RTL

Software

Abstraction and Productivity

# HLS Use Model



C/C++ Code

Directives

100% Makefile compatible

Standard gcc/g++ Compiler

HLS Compiler

EXE

HDL IP

src.c

lib.h

i++ <options>

a.exe

PCIe

FIM

CCIP

AFU

External Memory Interface

FPGA

**Intel® Quartus® Ecosystem**

https://www.intel.com/content/www/us/en/programmable/documentation/div1537518568620.html

# APPLICATION DEVELOPMENT ON THE ACCELERATION STACK

# Components of Acceleration Stack: Overview



Intel® Xeon® CPU

Application — Developed by User (Domain Expert)

Libraries — User, Intel, and 3rd Party (Tuning Expert)

PCIe* Drivers Provided by Intel — Drivers — Open Programmable Acceleration Engine (OPAE) Provided by Intel

PCIe

Intel FPGA

FPGA Programmable Acceleration Card

Signaling and Management

Acceleration Functional Unit (AFU)

FPGA Interface Manager Provided by Intel

Qualified and Validated for volume deployment Provided by OEMs

User, Intel, or 3rd-Party IP Plugs into AFU Slot (Tuning Expert)

# Co-Design for HW and SW

# Open Programmable Acceleration Engine (OPAE)

**Consistent API across product generations and platforms**
- Abstraction for hardware specific FPGA resource details

**Designed for minimal software overhead and latency**
- Lightweight user-space library *(libfpga)*

**Open ecosystem for industry and developer community**
- License: FPGA API (BSD), FPGA driver (GPLv2)

**FPGA driver being upstreamed into Linux kernel**

**Supports both virtual machines and bare metal platforms**

**Faster development and debugging of Accelerator Functions with the included AFU Simulation Environment (ASE)**

**Includes guides, command-line utilities and sample code**

Simplified FPGA Programming Model
for Application Developers



Applications, Frameworks, Intel® Acceleration Libraries

OPAE

FPGA API *(C) (enumeration, management, access)*

FPGA Driver *(common – AFU, local memory)*

| FPGA Driver *(physical function – PF)* | FPGA Driver *(virtual function - VF)* |
|---|---|
| **OS** | **Hypervisor** |

FPGA Hardware + Interface Manager

Bare Metal OS          Virtual Machine

Start developing for Intel FPGAs with OPAE today: http://01.org/OPAE

# The OPAE Library at a Glance

Enumerate, access, and manage FPGA resources through API objects

A common interface across different FPGA form factors

C API designed for extensibility

AFU Simulation Environment (ASE) allows developing and debugging accelerator functions and software applications without an FPGA

Tools for partial reconfiguration, FPGA hardware information, error reporting, etc.

Core Library
- Header files (C API)
- Runtime Libraries (*.so)

AFU Simulation Environment (ASE)
- ASE Libraries (*.so)

Tools
- fpgaconf
- fpgainfo
- fpgadiag
- fpgad

Documents and Samples

# Useful OPAE Command-line Utilities For Board Management

| Commands | Description |
| --- | --- |
| fpgainfo | User can read the Board Telemetry data. For example temperature or Voltages. |
| fpgabist | Performs self-diagnostic test: measure bandwidth between local DDR4 memory and system memory |
| fpgaconf | Configure Acceleration Function Unit (AFU) into FPGA; Check compatibility with targeted FPGA and FIM |
| fpgaflash | Updates FPGA Interface Manager (FIM) image (.rpd file) being stored in flash; Updates BMC firmware. |
| fpgad | A daemon to monitor FPGA drivers' error status; report errors as events to OPAE |

# Application Development with OPAE

# The OPAE Library Programming Model

# Enumeration and Discovery



link

fpga_properties **prop**

objtype: FPGA_ACCELERATOR
guid: 0xabcdef

fpgaEnumerate()

fpga_token **token**

*<internal reference to accelerator resource>*

FPGA_DEVICE

FPGA_ACCELERATOR

AFU_ID: 0xabcdef

```
fpga_properties prop;
fpga_token      token;
fpga_guid       myguid;    /* 0xabcdef */

fpgaGetProperties(NULL, &prop);

fpgaPropertiesSetObjectType(prop, FPGA_ACCELERATOR);
fpgaPropertiesSetGUID(prop, myguid);

fpgaEnumerate(&prop, 1, &token, 1, &n);

fpgaDestroyProperties(&prop);
```

# Acquire and Release Accelerator Resource



```
fpga_token token;
// ... enumeration ...
fpga_handle handle;

fpgaOpen(token, &handle, 0);
.
.(operations...)
.(operations...)
.
.
.
fpgaClose(handle);
```

# Software Developer Needs AFU Specification

## Memory mapped register space

- Software uses to discover, control and communicate with FPGA accelerator

  - Report status flags

  - Configure AFU settings

  - Start/Stop control of acceleration workload

**MMIO address**

bytes (OPAE)    words (CCI-P)

AFU header (read-only)    63                                    0

| bytes (OPAE) | words (CCI-P) | | |
|---|---|---|---|
| 0x0000 | 0x0000 | GUID | Global Unique ID |
| 0x0008 | 0x0002 | AFU ID_L | AFU ID (low 64 bits) |
| 0x0010 | 0x0004 | AFU ID_H | AFU ID (high 64 bits) |
| 0x0018 | 0x0006 | NEXT_DFH | Pointer to next DFH |
| 0x0020 | 0x0008 | Reserved | Reserved space |

CSRs (read/write)

| 0x080 | 0x0020 | scratch_reg | Test Register used in hello_FPGA Example |

Device Feature Header

# Management and Reconfiguration

# A Code Example - Put Everything Together

The hello_afu.c code in the $OPAE_PLATFORM_ROOT/hw/samples directory of the OPAE library

- Demonstrates all OPAE API functions discussed in this presentation
- Write and read configuration registers from the host to the FPGA to show basic configuration accesses are done
- The same flow can be used to access and exercise any other AFUs

To compile source code run appropriate gcc/make commands

# Deeper Look into *hello_fpga.c*

```c
#include <stdio.h>
#include <string.h>
#include <unistd.h>
#include <uuid/uuid.h>
#include <opae/enum.h>
#include <opae/access.h>
#include <opae/mmio.h>
#include <opae/properties.h>
#include <opae/utils.h>

// State from the AFU's JSON file, extracted using OPAE's afu_json_mgr script
#include "afu_json_info.h"

int usleep(unsigned);

#define HELLO_AFU_ID          AFU_ACCEL_UUID  // Defined in afu_json_info.h
#define SCRATCH_REG           0X80
#define SCRATCH_VALUE         0x0123456789ABCDEF
#define SCRATCH_RESET         0
#define BYTE_OFFSET           8

#define AFU_DFH_REG           0x0
#define AFU_ID_LO             0x8
#define AFU_ID_HI             0x10
#define AFU_NEXT              0x18
#define AFU_RESERVED          0x20

static int s_error_count = 0;
```

Include OPAE header files

Define constants that will be used when communicating with FPGA accelerator

# Deeper Look into *hello_fpga.c*

```c
/*
 * macro to check return codes, print error message, and goto cleanup label
 * NOTE: this changes the program flow (uses goto)!
 */
#define ON_ERR_GOTO(res, label, desc)                 \
        do {                                          \
                if ((res) != FPGA_OK) {               \
                        print_err((desc), (res));     \
                        s_error_count += 1;           \
                        goto label;                   \
                }                                     \
        } while (0)

/*
 * macro to check return codes, print error message, and goto cleanup label
 * NOTE: this changes the program flow (uses goto)!
 */
#define ASSERT_GOTO(condition, label, desc)               \
        do {                                              \
                if ((condition) == 0) {                   \
                        fprintf(stderr, "Error %s\n", desc); \
                        s_error_count += 1;               \
                        goto label;                       \
                }                                         \
        } while (0)

/* Type definitions */
typedef struct {
        uint32_t uint[16];
} cache_line;

void print_err(const char *s, fpga_result res)
{
        fprintf(stderr, "Error %s: %s\n", s, fpgaErrStr(res));
}
```

Error handling macro evaluates fpga_result object, *res*

Error printing function

# Deeper Look into *hello_fpga.c*

```c
int main(int argc, char *argv[])
{
    fpga_properties     filter = NULL;
    fpga_token          afc_token;
    fpga_handle         afc_handle;
    fpga_guid           guid;
    uint32_t            num_matches;

    fpga_result     res = FPGA_OK;

    if (uuid_parse(HELLO_AFU_ID, guid) < 0) {
        fprintf(stderr, "Error parsing guid '%s'\n", HELLO_AFU_ID);
        goto out_exit;
    }

    /* Look for AFC with MY_AFC_ID */
    res = fpgaGetProperties(NULL, &filter);
    ON_ERR_GOTO(res, out_exit, "creating properties object");

    res = fpgaPropertiesSetObjectType(filter, FPGA_ACCELERATOR);
    ON_ERR_GOTO(res, out_destroy_prop, "setting object type");

    res = fpgaPropertiesSetGUID(filter, guid);
    ON_ERR_GOTO(res, out_destroy_prop, "setting GUID");

    /* TODO: Add selection via BDF / device ID */

    res = fpgaEnumerate(&filter, 1, &afc_token, 1, &num_matches);
    ON_ERR_GOTO(res, out_destroy_prop, "enumerating AFCs");

    if (num_matches < 1) {
        fprintf(stderr, "AFC not found.\n");
        res = fpgaDestroyProperties(&filter);
        return FPGA_INVALID_PARAM;
    }
```

Create variables and objects that will be used when communicating with FPGA accelerator

Create an empty FPGA properties object

Populate the opaque FPGA properties object with desired search parameters

Search for matching FPGA resources using *fpga_Enumerate()* which returns the list of matches to the fpga_token, *afc_token*

– Error and destroy object if none are found

# Deeper Look into *hello_fpga.c*

```c
/* Open AFC and map MMIO */
res = fpgaOpen(afc_token, &afc_handle, 0);
ON_ERR_GOTO(res, out_destroy_tok, "opening AFC");
```

```c
res = fpgaMapMMIO(afc_handle, 0, NULL);
ON_ERR_GOTO(res, out_close, "mapping MMIO space");
```

```c
printf("Running Test\n");
```

```c
/* Reset AFC */
res = fpgaReset(afc_handle);
ON_ERR_GOTO(res, out_close, "resetting AFC");
```

```c
// Access mandatory AFU registers
uint64_t data = 0;
res = fpgaReadMMIO64(afc_handle, 0, AFU_DFH_REG, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("AFU DFH REG = %08lx\n", data);

res = fpgaReadMMIO64(afc_handle, 0, AFU_ID_LO, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("AFU ID LO = %08lx\n", data);

res = fpgaReadMMIO64(afc_handle, 0, AFU_ID_HI, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("AFU ID HI = %08lx\n", data);

res = fpgaReadMMIO64(afc_handle, 0, AFU_NEXT, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("AFU NEXT = %08lx\n", data);

res = fpgaReadMMIO64(afc_handle, 0, AFU_RESERVED, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("AFU RESERVED = %08lx\n", data);
```

Acquire ownership of resource pointed to by *afc_token* using fpga_Open() receiving the fpga_handle, *afc_handle*

Map accelerator register space to user space

Reset the Accelerator Function using the *fpgaReset* API

Read the Device Feature Header registers from the AFU and print them to screen

# Deeper Look into *hello_fpga.c*

```c
// Access AFU user scratch-pad register
res = fpgaReadMMIO64(afc_handle, 0, SCRATCH_REG, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("Reading Scratch Register (Byte Offset=%08x) = %08lx\n", SCRATCH_REG, data);
```

Read the initial value of the scratch register

```c
printf("MMIO Write to Scratch Register (Byte Offset=%08x) = %08lx\n", SCRATCH_REG, SCRATCH_VALUE);
res = fpgaWriteMMIO64(afc_handle, 0, SCRATCH_REG, SCRATCH_VALUE);
ON_ERR_GOTO(res, out_close, "writing to MMIO");

res = fpgaReadMMIO64(afc_handle, 0, SCRATCH_REG, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("Reading Scratch Register (Byte Offset=%08x) = %08lx\n", SCRATCH_REG, data);
ASSERT_GOTO(data == SCRATCH_VALUE, out_close, "MMIO mismatched expected result");
```

Write a new value to the scratch register and read back verify

```c
// Set Scratch Register to 0
printf("Setting Scratch Register (Byte Offset=%08x) = %08x\n", SCRATCH_REG, SCRATCH_RESET);
res = fpgaWriteMMIO64(afc_handle, 0, SCRATCH_REG, SCRATCH_RESET);
ON_ERR_GOTO(res, out_close, "writing to MMIO");
res = fpgaReadMMIO64(afc_handle, 0, SCRATCH_REG, &data);
ON_ERR_GOTO(res, out_close, "reading from MMIO");
printf("Reading Scratch Register (Byte Offset=%08x) = %08lx\n", SCRATCH_REG, data);
ASSERT_GOTO(data == SCRATCH_RESET, out_close, "MMIO mismatched expected result");

printf("Done Running Test\n");
```

Write configuration register to 0 and read back verify

# Deeper Look into *hello_fpga.c*

```c
        /* Unmap MMIO space */
        res = fpgaUnmapMMIO(afc_handle, 0);
        ON_ERR_GOTO(res, out_close, "unmapping MMIO space");
```

Unmap Register space

```c
        /* Release accelerator */
out_close:
        res = fpgaClose(afc_handle);
        ON_ERR_GOTO(res, out_destroy_tok, "closing AFC");
```

Release the accelerator for others to use

```c
        /* Destroy token */
out_destroy_tok:
#ifndef USE_ASE
        res = fpgaDestroyToken(&afc_token);
        ON_ERR_GOTO(res, out_destroy_prop, "destroying token");
#endif
```

Destroy the token

```c
        /* Destroy properties object */
out_destroy_prop:
        res = fpgaDestroyProperties(&filter);
        ON_ERR_GOTO(res, out_exit, "destroying properties object");
```

Destroy the property object

```c
out_exit:
        if(s_error_count > 0)
                printf("Test FAILED!\n");

        return s_error_count;
```

If any errors occur during configuration register access, increase error count and print failure

# AFU DEVELOPMENT USING HLS

# AFU development using HLS - Agenda

- Introduction to High Level Synthesis

- HLS interfaces

- HLS AFU development flow

# Introduction to High-Level Synthesis

# Introduction to HLS - Agenda

- **Introduction**

- x86 Emulation

- Cosimulation

- Intel® Quartus® Software Integration

# High Level Synthesis

Synthesize a C/C++ function into an RTL implementation

- Develop the component in a software environment

- Verify the functionality of the component within a software environment

- Integrate it seamlessly with hardware simulation environment

- Optimize design using software-centric tools and reports

- Integrate generated IP easily within traditional FPGA design tools

# Traditional FPGA Design Process

## Potentially Time-Consuming Effort



Behavioral Simulation

HDL

Synthesis

Place & Route / Timing Analysis / Timing Closure

Intel® Quartus® Prime
Design Software

Stratix®
FPGA·SoC

# Why HLS?

Designing at a higher level of abstraction = increase productivity

- Debugging software is much faster than hardware

- Easier to specify functions in software

- Simulation of RTL takes thousands times longer than software



RTL

Software

Abstraction and Productivity

# HLS Use Model



C/C++ Code

`src.c`

`lib.h`

`i++ <options>`

`a.exe`

Directives

Standard gcc/g++ Compiler

HLS Compiler

100% Makefile compatible

EXE

HDL IP

FPGA

IP

IP

**Intel® Quartus® Software Ecosystem**

# Intel® HLS Compiler

- Targets Intel® FPGAs
- Command-line executable: `i++`
- Builds an IP block
  - To be integrated into a traditional FPGA design using FPGA tools



- Leverages standard C/C++ development environment
- Goal: Same performance as hand-coded RTL with 10-15% more resources

# HLS Procedure

Create Component and Testbench in C/C++

Functional Verification with `g++` or `i++`
- Use `-march=x86-64`
- Both compilers compatible with GDB

Compile with `i++ -march=<FPGA fam>` for HLS
- Generates IP
- Examine compiler generated reports
- Verify design in simulation

Run Intel® Quartus® Prime Software Compile on Generated IP
- Generate QoR metrics

Integrate IP with rest of your FPGA system

Emulation

Cosimulation

C/C++ Source

Intel® HLS Compiler

HDL IP

Functional Iterations

Architectural Iterations

# Intel® HLS Compiler Usage and Output

**Develop with C/C++:**

GDB-Compatible Executable

`src.c`

`lib.h`

`i++ -march=x86-64 src.c` → `a.exe|out`

Executable which will run calls to `func` in simulation of synthesized IP

**Run Compiler for HLS:**

`src.c`

`lib.h`

`i++ -march=<fpga fam> --component func src.c`

→ `a.exe|out`

→ `a.prj/components/func/` — All the files necessary to include IP in an Intel Quartus® Software project. (i.e. .qsys, .ip, .v etc)

→ `a.prj/reports/` — Component hardware implementation reports

→ `a.prj/verification/` — Simulation testbench

→ `a.prj/quartus/` — Quartus project to compile all IP

a is the default output name, -o option can be used to specify a non-default output name

# Introduction to HLS Agenda

- Introduction

- **x86 Emulation**

- Cosimulation

- Intel® Quartus® Software Integration

# HLS Procedure: x86 Emulation

**Emulation**

C/C++ Source

Intel® HLS Compiler

HDL IP

**Create Component and Testbench in C/C++**

**Functional Verification with `g++` or `i++`**
- Use `-march=x86-64`
- Both compilers compatible with GDB

Functional Iterations

**Compile with `i++ -march=<FPGA fam>` for HLS**
- Generates IP
- Examine compiler generated reports
- Verify design in simulation

Architectural Iterations

**Run Intel® Quartus® Prime Software Compile on Generated IP**
- Generate QoR metrics

**Integrate IP with rest of your FPGA system**

# g++ Compatibility

Intel® HLS Compiler is command line compatible with g++

- Similar command-line flags, x86 behavior, and compilation flow

- Changing "g++" to "i++" should just work

  - g++ <flags> <src>

  - i++ <flags> <src>

- x86 behavior should match g++

- No source modifications required (for x86 mode)

- Support for GNU Makefiles

# x86 Debugging Tools

- printf/cout
- gdb
- Valgrind

**<u>Develop with C/C++:</u>**

GDB-Compatible Executable

```
src.c
```

```
lib.h
```

```
i++ -march=x86-64 src.c
```

```
a.exe|out
```

# Using `printf()`

- Requires "`HLS/stdio.h`"

  – Maps to `<stdio.h>` when appropriate

- Can be included in the testbench or the component

  – Used with no limitations in the x86 emulation flow

- `printf` statements inside the **component** ignored for HDL generation

  – Ignored in the cosimulation flow with an HDL simulator

# Using printf(): Example

## Example Program

```cpp
// test.cpp
#include "HLS/stdio.h"

void say_hello() {
  printf("Hello from the component\n");
}

int main() {
  printf("Hello from the testbench\n");
  say_hello();
  return 0;
}
```

## Terminal Commands and output

```
$ i++ test.cpp
$ ./a.out
Hello from the testbench
Hello from the component
$
```

```
$ i++ test.cpp -march=Arria10 \
       --component say_hello
$ ./a.out
Hello from the testbench
$
```

# Debugging Using gdb

- i++ integrates well with GNU gdb

  – Debug data is generated by default

    – Unlike g++, -g enabled by default, use -g0 to turn off debug data

- `-march=x86-64` flow:

  – Can step through any part of the code (including the component)

- `-march=<fpga family>` flow:

  – Can step through testbench code

  – gdb does not see the component side execution (that runs in an HDL simulator)

# Debugging with Valgrind

The Valgrind tool suite provides a number of debugging and profiling tools that help you make your programs faster and more correct

Valgrind tools can detect:

- Memory leaks

- Invalid pointer uses

- Use of uninitialized values

- Mismatched use of malloc/new vs free/delete

- Doubly freed memory

- Use to debug component and testbench in the x86 emulation flow



http://www.valgrind.org/

# Introduction to HLS Agenda

- Introduction

- x86 Emulation

- **Cosimulation**

- Intel® Quartus® Software Integration

# HLS Procedure: Cosimulation



C/C++ Source

Intel® HLS Compiler

HDL IP

Create Component and Testbench in C/C++

Functional Verification with `g++` or `i++`
- Use `-march=x86-64`
- Both compilers compatible with GDB

Functional Iterations

Compile with `i++ -march=<FPGA fam>` for HLS
- Generates IP
- Examine compiler generated reports
- Verify design in simulation

Architectural Iterations

Cosimulation

Run Intel® Quartus® Prime Software Compile on Generated IP
- Generate QoR metrics

Integrate IP with rest of your FPGA system

# Example Component/Testbench Source

```
i++ -march=<fpga family> --component accelerate mysource.cpp
```

```cpp
#include "HLS/hls.h"
#include "assert.h"
#include "HLS/stdio.h"
#include "stdlib.h"

component int accelerate(int a, int b) {
    return a+b;
}

int main() {
    srand(0);
    for (int i=0; i<10; ++i) {
        int x=rand() % 10;
        int y=rand() % 10;
        int z=accelerate(x, y);
        printf("%d + %d = %d\n", x, y, z);
        assert(z == x + y);
    }
    return 0;
}
```

`accelerate()` becomes an FPGA component

– Use `--component` i++ argument or `component` attribute in source

`main()` becomes testbench for component `accelerate()`

# Translation from C function API to HDL module

- All component functions are synthesized to HDL

  - Each synthesized component is an independent HDL module

- Component functions can be declared:

  - Using `component` keyword in source

  - Specifying "`--component <component_name>`" in the command-line

# Cosimulation

Cosimulation: combines x86 testbench with RTL simulation

- HDL code for the component runs in an RTL Simulator
  - Verilog
  - RTL testbench automatically created from software
- `main()` and everything else called from `main` runs on x86 as the testbench
- Communication using SystemVerilog Direct Programming Interface (DPI)
  - Allows C/C++ to interface SystemVerilog
  - Inter-process communication (IPC) library used to pass testbench input data to RTL simulator, and returns the data back to the x86 testbench

# Cosimulation Verifying HLS IP

The Intel® HLS compiler automatically compiles and links C++ testbench with an instance of the component running in an RTL simulator

- To verify RTL behavior of IP, just run the executable generated by the HLS compiler targeting the FPGA architecture
  - Any calls to the component function becomes calls the simulator through DPI

# Viewing Component Waveforms

- Compile design with `i++ -ghdl` flag
  - Enable full visibility and logging of all HDL signals in simulation

- After cosimulation execution, waveform available at `a.prj/verification/vsim.wlf`

- Examine with the ModelSim* Simulator GUI:

  - `vsim a.prj/verification/vsim.wlf`

# Viewing Waveforms in the Modelsim* Simulator

# Need for Cosimulation

- x86-emulation sufficient to functionally debug vast majority of issues

- Cosimulation used to test latency and performance of component

- Cosimulation used to catch hardware generation issues

  - Improper use of HLS compiler directives
    - e.g. `#pragma`s

  - Improper use of HLS compiler attributes

  - Improper use of HLS-specific constructs

  - Test component reset behavior

- Cosimulation should be done before integrating component with FPGA

# C/C++ Functions to Dataflow Circuits

Each component function is converted into custom dataflow hardware

- Gain the benefits of Intel® FPGAs without the length design process

- Implement C/C++ operators as circuits

    – HDL code located in <HLS Installation>\ip

    – Load Store units to read/write memory

    – Arithmetic units to perform calculations

    – Flow control units

    – Connect circuits according to data flow in the function

# Compilation Example

Software compiled into dataflow circuit with flow control

- Include branch and merge units

```
void my_component(    int *a,
                      int *b,
                      int *c,
                      int N)
{
    int i;
    for (i = 0; i < N; i++)
        c[i] = a[i] + b[i];
}
```

# Main HTML Report

The Intel® HLS Compiler automatically generates HTML report that analyzes various aspects of your function including area, loop structure, memory usage, and system data flow

- **Located at** `a.prj/reports/report.html`



Many Types of Reports

# HTML Report: Summary

**Overall compile statics**

- FPGA Resource Utilization

- Compile Warnings

- Intel® Quartus® Software fitter results

  – Available after compilation

- etc.



| Summary | |
|---|---|
| Project Name | ./fpga/add_ex |
| Target Family, Device | Arria 10, 10AX115U1F45I1SG |
| i++ Version | 17.1.0 Build 240 |
| Quartus Version | 17.1.0 Build 240 |
| Command | i++ -march=Arria10 --component add add_ex.cpp -o ./fpga/add_ex.out |
| Reports Generated At | Tue Oct 31 10:18:13 2017 |

**Quartus Fit Clock Summary**

| | 1x clock fmax |
|---|---|
| Frequency (MHz) | 612.75 |

**Quartus Fit Resource Utilization Summary**

| | ALMs | FFs | RAMs | DSPs |
|---|---|---|---|---|
| add | 18 | 3 | 0 | 0 |

**Estimated Resource Usage**

| Component Name | ALUTs | FFs | RAMs | DSPs |
|---|---|---|---|---|
| add | 38 | 2 | 0 | 0 |
| Total | 38 (0%) | 2 (0%) | 0 (0%) | 0 (0%) |
| Available | 854400 | 1708800 | 2713 | 1518 |

**Compile Warnings**

# HTML Report: Loops

Serial loop execution hinders function dataflow circuit performance

- Use Loop Analysis report to see if and how each loop is optimized

  - Helps identify component pipeline bottlenecks



```
Loop
  │
  ▼
Unrolled?  ──Yes──▶  Automatically unrolled?
  │                  Fully unrolled?
  No                 Partially unrolled?
  │                  #pragma unroll implemented?
  ▼
Pipelined?  ──Yes──▶  What's the Initiation Interval (launch
  │                    frequency of new iteration)?
  No                   Are there dependency preventing optimal II?
  │
  ▼
Reason for serial execution?
```

# HTML Report: Loop Analysis

Loop analysis shows how loops are implemented

– Ability to correlate with source code

| Loops analysis | | | | ☑ Show fully unrolled loops |
|---|---|---|---|---|
| | Pipelined | II | Bottleneck | Details |
| whiletrue.entry (Implicit infinite loop) | Yes | 1 | n/a | Serial exe: Memory dependency |
| for.body (example.cpp:14) | Yes | 1 | n/a | |
| for.cond13.preheader (example.cpp:18) | Yes | 2 | II | Memory dependency |
| Fully unrolled loop (example.cpp:21) | n/a | n/a | n/a | Unrolled by #pragma unroll |
| for.body34 (example.cpp:25) | Yes | 1 | n/a | |

Compiler-added loop, not in the code, implicit infinitely loop allowing the component to run continuously in pipelined fashion

Pipelined loop, II=1

Pipelined loop, II=2 due to memory dependency

Fully unrolled loop, due to user `#pragma unroll`

# HTML Report: Area Analysis

View detailed estimated resource consumption by system or source line

- Analyze data control overhead

- View memory implementation

- Shows resource usage
  - ALUTs
  - FFs
  - RAMs
  - DSPs

- Identifies inefficient uses

# HTML Report: Component Viewer



Displays abstracted netlist of the HW implementation

- View data flow pipeline
  - See loads and stores
  - Interfaces including stream reads and writes
  - Memory structure
  - Loop structure
  - Possible performance bottlenecks
    - Unpipelined loops are colored light red
    - Stallable points are red

Mouse over node to see tooltip and details.
Correlates with source code.

# HTML Report: Memory Viewer

Displays local memory implementation and accesses

- Visualize memory architecture

  - Banks, widths, replication, etc

- Visualize load-store units (LSUs)

  - Stall-free?

  - Arbitration

  - Red indicates stalled



Mouse over node to see tooltip and details. Correlates with source code.

# HTML Report: Verification Statistics

Reports execution statics from testbench execution, available after component is simulated (testbench executable ran)

- Number and type of component invocation

- Latency of component

- Dynamic Initiation interval of Component

- Data rates of streams

Measurements based on latest execution of testbench

| Verification Statistics | | | | |
|---|---|---|---|---|
| | Invocations | Latency (min,max,avg) | II (min,max,avg) | Details |
| dut (Unknown location) | 101 | 4,4,4 | 1,1,1 | Click for details |
| Explicit component invocations (Unknown location) | 1 | 4,4,4 | n/a,n/a,n/a | |
| Enqueued component invocations (Unknown location) | 100 | 4,4,4 | 1,1,1 | |

# Introduction to HLS Agenda

- Introduction

- x86 emulation

- Cosimulation

- Intel® Quartus® Software Integration

# HLS Procedure: Integration



Create Component and Testbench in C/C++

Functional Verification with `g++` or `i++`
- Use `-march=x86-64`
- Both compilers compatible with GDB

Functional Iterations

Compile with `i++ -march=<FPGA fam>` for HLS
- Generates IP
- Examine compiler generated reports
- Verify design in simulation

Architectural Iterations

Run Intel® Quartus® Prime Software Compile on Generated IP
- Generate QoR metrics

Integrate IP with rest of your FPGA system

Integration

C/C++ Source

Intel® HLS Compiler

HDL IP

# Intel Quartus® Software QoR Metrics for IP

Use Intel® Quartus® Prime software to generate quality-of-result reports

- i++ creates the Quartus project in `a.prj/quartus`

- To generate QoR data (final resource utilization, fmax)
  - Run `quartus_sh --flow compile quartus_compile`
  - Or use `i++ --quartus-compile` option

- Report part of the HTML report
  - `a.prj/reports/report.html`
  - Summary page

# Intel® Quartus® Software Integration

- `a.prj/components` directory contains all the files to integrate
  - One subdirectory for each component
    - Portable, can be moved to a different location if desire
- 2 use scenarios
  1. Instantiate in HDL
  2. Adding IP to a Platform Designer system

# HDL Instantiation

- Add Components to Intel® Quartus® Software Project
  - *\<component\>*`.qsys` to Standard Edition
  - *\<component\>*`.ip` to Pro Edition
- Instantiate component module in your design
  - Use template

```
a.prj/components/<component>/<component>_inst.v
```

```
add add_inst (
  // Interface: clock (clock end)
  .clock    ( ), // 1-bit clk input
  // Interface: reset (reset end)
  .resetn   ( ), // 1-bit reset_n input
  // Interface: call (conduit sink)
  .start    ( ), // 1-bit valid input
  .busy     ( ), // 1-bit stall output
  // Interface: return (conduit source)
  .done     ( ), // 1-bit valid output
  .stall    ( ), // 1-bit stall input
  // Interface: returndata (conduit source)
  .returndata( ), // 32-bit data output
  // Interface: a (conduit sink)
  .a        ( ), // 32-bit data input
  // Interface: b (conduit sink)
  .b        ( )  // 32-bit data input
);
```

# Platform Designer System Integration Tool



**Catalog of available IP**

- Interface protocols
- Memory
- DSP
- Embedded
- Bridges
- PLL
- **Custom Components**
- **Custom Systems**

*Accelerate development*

**Connect custom IP and systems**

*Simplify integration*

*Automate integration tasks*

HDL

# HLS Interfaces

How to integrate your component with the rest of the system

# HLS Interfaces Section - Agenda

- Avalon® Interfaces

- Default HLS Interfaces

- Memory Master Interfaces

- Explicit Streaming Interfaces

- Register Interfaces

- Memory Slave Interfaces

# Avalon® Interfaces

Easily connects components in an Intel® FPGA to simplify system design

- Standard interfaces design for interoperability

- HLS compiler generates Avalon® interfaces around HLS components

- Avalon Streaming Interface (Avalon-ST)
  - Unidirectional flow of data, simple flexible interface

- Avalon Memory Mapped Interface (Avalon-MM)
  - Address-based read/write interface typical of master-slave connections

- Other Interfaces
  - Conduit, Tri-State Conduit, Interrupt, Clock, Reset

# Avalon®-ST Interfaces

- Standard, flexible, and modular protocol for transfer of data
  - Unidirectional
  - Point-to-point connections
  - Fully synchronous
  - Supports simple and complex interface requirements

# Avalon®-MM Interfaces

- Address-based (memory-mapped) protocol that allows components to communicate using read/write requests
- Master interface
  - Initiates read/write transfers targeting specific address
- Slave interface
  - Accepts and responds to transfer requests
- Interconnect handles decoding of master address request to actual slave interface, backpressure, clocking differences, etc.

Example master/slave connections



CPU / DMA | Master Interface — address, control, readdata, writedata — Platform Designer interconnect — address, control, readdata, writedata — Slave interface

# Avalon® Interface Specification

- Defines the entire Avalon interface standard, including all variations

- Provides reference information on additional transfer types

  – Use cases

  – Waveform diagrams

- https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf



Avalon® Interface Specifications

Updated for Intel® Quartus® Prime Design Suite: 18.1

Subscribe
Send Feedback

MNL-AVABUSREF | 2018.09.26
Latest document on the web: PDF | HTML

# Default Interfaces for Scalars

- Scalar arguments results in an input conduit associated with `start` and `busy` signals

```
component int add( int a, int b ){
    return a+b;
}
```

# Pointers: Implicit Memory-Mapped Interface

- All pointer or reference arguments becomes address input associated with `start` and `busy` signals

- Memory-mapped master interface automatically created

- Default 64bit address space

```
component int dut(int  a,
                  int *b,
                  int  i) {
  return a*b[i]; }
```



Avalon-MM interface

# Pointers – Waveform



```
component int dut(int   a,
                  int  *b,
                  int   i) {
    return a*b[i];
}
```

# Explicit MM Master Interface

```
component int dut(ihc::mm_master<int, ihc::aspace<2>, ihc::latency<0>,
                                  ihc::awidth<10>, ihc::dwidth<32> > &a,
                  ihc::mm_master<int, ihc::aspace<2>, ihc::latency<0>,
                                  ihc::awidth<10>, ihc::dwidth<32> > &b,
                  int i) {
    return a[i]*b[i];
}
```

- Explicitly declare Avalon-MM Master interfaces using `mm_master<>` class

  - Greater control over interface

  - Specify attributes through parameters



Master interface

start
busy
a[9:0]
b[9:0]
i[31:0]

**dut**

done
stall
returndata[31:0]

clock

# `ihc::mm_master` Class Parameters

**Usage:** `ihc::mm_master<datatype, /*template arguments*/>`

| Feature | Valid Values | Default | Description |
|---------|-------------|---------|-------------|
| ihc::dwidth | 8,16,32,...1024 | 64 | Width of data bus |
| ihc::awidth | 1-64 | 64 | Width of address bus (byte addressing) |
| ihc::aspace | >0 | 1 | Address space #, masters with the same address space are arbitrated |
| ihc::align | >default | type | Byte alignment of pointer address |
| ihc::latency | >=0 | 1 | Guaranteed latency from read to valid data, 0=variable latency |
| ihc::maxburst | 1-1024 | 1 | Max transfers associated with a read/write. For fixed latency interfaces, value must be 1 |

Other attributes including `readwrite_mode, and waitrequest` described in the HLS Compiler Reference Manual

# MM Master Address Spaces

```
component int dut(ihc::mm_master<int, ihc::aspace<1>, ihc::latency<3>,
                                  ihc::awidth<10>, ihc::dwidth<32> > &a,
                  ihc::mm_master<int, ihc::aspace<2>, ihc::latency<3>,
                                  ihc::awidth<10>, ihc::dwidth<32> > &b,
                  int i) {
    return a*b[i];
}
```

- Having multiple address spaces creates multiple MM Masters

  – Allows simultaneous multi-mastering over Platform Designer interconnect



Master interfaces

start
busy

a[9:0]
b[9:0]
i[31:0]

clock

**dut**

done
stall

returndata[31:0]

# Streaming Interfaces

- Scalar function arguments become pipelined input ports on the HDL module
  - Avalon Streaming interface associated with `start` and `busy` inputs
  - Implicit

- Explicit Streaming Interfaces
  - Use `ihc::stream_in<>` and `ihc::stream_out<>` template classes
    - Pass by reference
  - Creates Avalon Streaming interface with valid and ready signals
  - Explicit control over interface

# Explicit Streaming Interface Example

```
component
void dut(ihc::stream_in<unsigned char> &a,
         ihc::stream_out <unsigned char> &b)
{

    for (int i = 0; i < N; i++) {
        unsigned char input = a.read();
        input = 255 - input;
        b.write(input);
    }
}
```

# Explicit Streaming Interface Customizations

**Usage:** `ihc::stream_in<datatype, /*template arguments*/>`

| Feature | Valid Values | Description |
|---|---|---|
| ihc::buffer | Positive int | FIFO buffer capacity in words (for inputs) |
| ihc::usesPackets | true or false | Exposes `startofpacket` and `endofpacket` signals |
| ihc::usesValid | true or false | Whether a valid signal is present (for inputs) |
| ihc::usesReady | true or false | Whether a ready signal is present (for outputs) |

Other attributes including `bitsPerSymbol and readylatency` described in the HLS Compiler Reference Manual

# Slaves Interfaces

- Component control and status register

  – In lieu of `start/busy/done/stall` signals

- Slave data registers

  – Ideal for smaller inputs

- Slave memories

  – For larger arrays

# MM Slave Component

- Component can have 1 CSR slave interface for function call and return
  - Shared with slave arguments
  - Address map described in generated <component_name>_csr.h
- `irq_done` signifies component is finished
- Used in place of default streaming calls and returns

```
hls_avalon_slave_component
component int dut(…) {
    return result;
}
```



AVL-MM Slave

a[31:0] b[31:0]

start

iord

done

returndata [31:0]

iowr

0

irq_done

# MM Slave Register Argument

- Can be used independent of slave component

- Used in lieu of default conduit argument

- Ideal for smaller inputs

```
hls_avalon_slave_component component
int dut(int a,
        hls_avalon_slave_register_argument int b) {
    return a * b;
}
```

# Slave Component and Register Address Map

```
/*
 Register   | Access |  Register Contents  | Description
 Address    |        |     (64-bits)       |
------------|--------|---------------------|---------------------------
       0x0  |    R   |    {reserved[62:0], | Read the busy status of
            |        |         busy[0:0]}  |          the component
            |        |                     | 0 - the component is ready
            |        |                     |    to accept a new start
            |        |                     | 1 - the component cannot
            |        |                     |       accept a new start
------------|--------|---------------------|---------------------------
       0x8  |    W   |    {reserved[62:0], | Write 1 to signal start to
            |        |        start[0:0]}  |           the component
------------|--------|---------------------|---------------------------
      0x10  |   R/W  |    {reserved[62:0], |    0 - Disable interrupt,
            |        | interrupt_enable[0:0]} |    1 - Enable interrupt
------------|--------|---------------------|---------------------------
      0x18  | R/Wclr |    {reserved[61:0], | Signals component completion
            |        |         done[0:0],  |       done is read-only and
            |        | interrupt_status[0:0]} | interrupt_status is write 1
            |        |                     |                  to clear
------------|--------|---------------------|---------------------------
      0x20  |    R   |    {reserved[31:0], |               Return data
            |        |    returndata[31:0]} |
------------|--------|---------------------|---------------------------
      0x28  |   R/W  |    {reserved[31:0], |                Argument a
            |        |            a[31:0]} |
------------|--------|---------------------|---------------------------
      0x30  |   R/W  |    {reserved[31:0], |                Argument b
            |        |            b[31:0]} |
```

`<component>_csr.h` contains
- Address Map
- Macros created for register byte addresses and bit masks

```
/* Byte Addresses */
#define MYCOMP_CSR_BUSY_REG (0x0)
#define MYCOMP_CSR_START_REG (0x8)
#define MYCOMP_CSR_INTERRUPT_ENABLE_REG (0x10)
#define MYCOMP_CSR_INTERRUPT_STATUS_REG (0x18)
#define MYCOMP_CSR_RETURNDATA_REG (0x20)
#define MYCOMP_CSR_ARG_A_REG (0x28)
#define MYCOMP_CSR_ARG_B_REG (0x30)

/* Argument Sizes (bytes) */
#define MYCOMP_CSR_RETURNDATA_SIZE (4)
#define MYCOMP_CSR_ARG_A_SIZE (4)
#define MYCOMP_CSR_ARG_B_SIZE (4)
```

# Streaming HLS Component in a System

# Memory-Mapped HLS Component in a System

# MM HLS Component with Streaming Interfaces

# Interface Synthesis Tutorials

Located in `<hls_install_folder>/examples/tutorials/interfaces`

- explicit_streams_buffer

- explicit_streams_packets_ready_valid

- mm_master_testbench_operators

- mm_slaves

- multiple_stream_call_sites

- pointer_mm_master

- stable_arguments

# HLS AFU development flow

# HLS development flow

Intel® High Level Synthesis Accelerator Functional Unit Design Example User Guide

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-hls-afu.pdf

The Intel High Level Synthesis (HLS) Accelerator Functional Unit (AFU) design example shows how to create AFUs for the Intel® Acceleration Stack for Intel Xeon® CPU with FPGAs with with the Intel HLS.

The package includes all the source code, scripts and makefile needed.

You can use this code as a model to create your own HLS AFUs if your AFUs use the same interfaces as the example design. Also, you might be able to convert your HLS application into an AFU by adding the required interfaces to the hardware design.

# HLS on Acceleration Stack



AFU Container

HLS component to develop

# HLS AFU Container block diagram

# HLS on Acceleration Stack (basic vector reduce)

```
1. component
2. float floatingPointVectorReduce_basic(float *masterRead,
3.                                        float *masterWrite,
4.                                        int size)
5. {
6.   float sum = 0.0f;
7.   for (int idx = 0; idx < size; idx++)
8.   {
9.       float readVal = masterRead[idx];
10.      sum += readVal;
11.
12.      masterWrite[idx] = readVal + 1.0f;
13.  }
14.
15.  return sum;
16.}
```

# HLS on Acceleration Stack (HLS Signature)

```
1.   typedef ihc::mm_master<float, ihc::dwidth<512>,
2.                           ihc::awidth<48>, ihc::latency<0>,
3.                           ihc::aspace<1>, ihc::readwrite_mode<readonly>,
4.                           ihc::waitrequest<true>, ihc::align<64>,
5.                           ihc::maxburst<4> > MasterReadFloat;
6.
7.   typedef ihc::mm_master<float, ihc::dwidth<512>,
8.                           ihc::awidth<48>, ihc::latency<0>,
9.                           ihc::aspace<2>, ihc::readwrite_mode<writeonly>,
10.                          ihc::waitrequest<true>, ihc::align<64>,
11.                          ihc::maxburst<4> > MasterWriteFloat;
12.
13. component
14. hls_avalon_slave_component
15. float floatingPointVectorReduce_float (
16.       hls_avalon_slave_register_argument MasterReadFloat &masterRead,
17.       hls_avalon_slave_register_argument MasterWriteFloat &masterWrite,
18.       hls_avalon_slave_register_argument uint64_t size)
19.
```

| Control/Status Register Slave | Avalon-MM Master (Read) | Avalon-MM Master (Write) |
|---|---|---|

floatingPointVectorReduce
(HLS Component)

# HLS on Acceleration Stack (Code Body)

#define UNROLL_FACTOR 16
// 16 32-bit floats in 1 512-bit dword
#define FLOAT_BITS 32
// 32 bits in one float

We can transfer up to 16x 32bit float in one 512 data bus cycle
We unroll to make it in parallel

```
20. {
21.    float sum = 0.0f;
22.    int iterations = 1 + ((size - 1) / UNROLL_FACTOR);
23.    for (int loop_idx = 0; loop_idx < iterations; loop_idx++)
24.    {
25.        float readSum = 0.0f;
26. #pragma unroll UNROLL_FACTOR
27.        for (int itr = 0; itr < UNROLL_FACTOR; itr++)
28.        {
29.            int idx = itr + (loop_idx * UNROLL_FACTOR);
30.            if (idx < size)
31.            {
32.                float readVal = masterRead[idx];
33.                readSum += readVal;
34.                masterWrite[idx] = readVal + 1.0f;
35.            }
36.        }
37.        sum += readSum;
38.    }
39.    return sum;
40. }
```

# HLS AFU Flow Overview

1. Build/Verify HLS code
2. Insert into Platform Designer
3. Build with Acceleration Stack tools
   – Either ASE, or AF Bitstream
4. Build and run host

# Compiling and Simulating the HLS Component with the i++ Command

- We compile this example design using the included `makefile`

- Build and emulate the design using x86 instructions run these commands:

```
$ make test-x86-64
$ ./test-x86-64
```

- Generate RTL and simulate generated RTL with the ModelSim simulator:

```
$ make test-fpga
$ ./test-fpga
```

**Confirm that the outputs from the test-x86-64 the test-fpga command match.**
The test-x86-64 command runs C++ code on the processor, while the test-fpga command compiles the C++ source to Verilog RTL and then simulates the generate RTL using the testbench defined in the code.

# Viewing waves in simulator (opcional)

As we have built the component using -ghdl the ModelSim testbench generated will log all HDL signals in a wlf file

```
$ vsim fpga_ghdl.prj/verification/vsim.wlf
```

Add the desired signals to waveform viewer in the selected simulator

# Generating a Platform Designer container for the HLS component

Use Platform Designer to integrate the HLS component into an AFU with the predesigned hardware interfaces available in the Acceleration Stack, and verify that all sources are linked correctly.

```
$ qsys-edit hls_afu_container.qsys
```

# Cosimulation using ASE testbench

After integrating the HLS component into an AFU, you might want to cosimulate the AFU in the Intel AFU Simulation Environment (ASE), to quickly confirm the functionality of your HLS component within the AFU.

To simulate using ASE, navigate to the root of your project (the hls_afu directory) and run:

```
$ afu_sim_setup --source hw/rtl/filelist.txt build_ase_dir/

$ make

$ make sim
```

# Cosimulation using ASE testbench

Open a new terminal window to compile the host application

Export the ASE_WORKDIR environment variable using the export command from the output of the make sim command in the ASE terminal window.

```
$ export ASE_WORKDIR=<path to work folder>
```

Build the host application with simulation support and run

```
$ make USE_ASE=1
```

```
$ ./hls_afu_host
```

# Cosimulation using ASE testbench

Host terminal window with all transactions

# Cosimulation using ASE testbench

The waveform, CCI-P transactions, and simulation log files are stored in the simulation work directory. To view the waveform database, type:

```
$ make wave
```

# Synthesizing the AFU

Generate the AF build environment and create the AF (.gbs) image.

```
$ afu_synth_setup --source hw/rtl/filelist.txt build_synth
$ cd build_synth
$ $OPAE_PLATFORM_ROOT/bin/run.sh
```

When the AFU is created successfully, you get the following message:

# Synthesizing the AFU

The run.sh script indicates the status of timing closure – make sure the generated AF has no hardware timing violations.

```
Optional:
Open the dcp.qpf Quartus
project file in the
Quartus Prime Pro GUI
with the synthesis build
project's afu_fit revision
to view the details of the
timing report and perform
interactive timing analysis.
```

# Running the AFU

To run the bitstream, ensure that your host system contains an Intel FPGA PAC and that you have Acceleration Stack (including OPAE) installed and configured.

Load the AF into the FPGA

```
$ fpgaconf hls_afu.gbs
```

Navigate to the hls_afu/sw directory. Build and run the host application (<u>do not specify USE_ASE=1</u>)

```
$ make
$ ./hls_afu_host
```

# Running the AFU

# Summary

What is the Acceleration Stack for Intel® Xeon® CPU with FPGAs

- Robust collection of software, firmware, and tools
- Makes it easy to develop and deploy Intel FPGAs in the data center
- Supports both RTL and HLS development flows
- Intel FPGA Acceleration Hub for more information

How to develop an AFU using HLS

- Introduction to HLS
- Integration of HLS component, simulation &  synthesis flows
- Developing a host application and run your accelerator