

IXPUG 2016

THE INTEL® XEON PHI™ USERS GROUP

Annual Meeting of the Intel Xeon Phi Users Group

September 19-22, 2016

Argonne National Laboratory

IXPUG

THE INTEL XEON PHI USERS GROUP



Optimization of scientific applications on Intel Xeon Phi based HPC systems

Free exchange of information and ideas

Meetings and activities open to everyone

Independent

Strong support from, and interactions with, Intel

http://www.ixpug.org/

10 major events in ~2 years!



Richard Gerber, NERSC / Berkeley Lab
Thomas Steinke, Zuse Institut Berlin
Melyssa Fratkin, TACC
Janine Cook, Sanda
Doug Doerfler, NERSC / Berkeley Lab
Michael Lysaght, Irish Center for High-End Computing
David Martin, ALCF / Argonne National Lab
Kent Milfeld, TACC
Hai Ah Nam, Los Alamos National Lab
John Pennycook, Intel
Estela Suarez, Jülich Supercomputing Center
Florian Wende, Zuse Institut Berlin

IXPUG
THE INTEL XEON PHI USERS GROUP

Program Committee

IXPUG
THE INTEL® XEON PHI™ USERS GROUP

David Martin, ANL

Gilles Civario, Dell

Janine Cook, Sandia

Melyssa Fratkin, TACC

Steve Leak, NERSC

Kent Milfeld, TACC

Abhinav Sarje, LBNL

Richard Gerber, NERSC

Ryan Coleman, Sandia

Doug Doerfler, NERSC

Rahul Hardikar, IISER Pune

Michael Lysaght, ICHEC

John Pennycook, Intel

Lisa Smith, Intel

Thomas Steinke, ZIB

Estela Suarez, Juelich


Srinath Vadiamani, Paratools

Jerome Vienne, UT-Austin

Georg Zitzlsberger, Intel

Argonne NATIONAL LABORATORY

intel


IXPUG
THE INTEL® XEON PHI™ USERS GROUP
Performance
Original Xeon Phi
Optimized Haswell
Workload KNL Target
IXPUG Rock Stars



Schedule

IXPUG
THE INTEL XEON PHI USERS GROUP

Monday	Tutorials ✔
Tuesday	Plenary Talks by HPC centers on Deployment and Early Science, Keynotes by Rick Stevens (Argonne) and Joe Curley (Intel)
Wednesday	Technical Talks on Applications, Memory Models and Tuning, Tutorials on Optimization
Thursday	Technical Talks on Tools, Techniques and Vis, Keynote by Jim Tullos (Intel)

IXPUG
THE INTEL XEON PHI USERS GROUP

SC16
Salt Lake City, Utah | hpc matters.

Optimizing Performance on Many-Core Processors: Unleashing the Power of the Intel® Xeon Phi and Beyond

Birds of a Feather
Wednesday, Nov. 16
12:15 – 1:15

Intel HPC Developer Conference
Nov. 12-13, 2016
Salt Lake City



IXPUG
THE INTEL XEON PHI USERS GROUP

Working Groups

www.ixpug.org/working-groups

General Optimization and Tuning	John Pennycook john.pennycook@intel.com
Vectorization	Georg Zitzlsberger georg.zitzlsberger@intel.com
MPI	Michael Lysaght michael.lysaght@ichec.ie

Thanks again!

Argonne Leadership Computing Facility
David Martin, Argonne
Intel
Lisa Smith, Intel
IXPUG Steering & Program Committees
Joe Curley, Intel
Melyssa Fratkin, TACC



David Martin



Melyssa Fratkin