Welcome to IXPUG Middle East 2018

23-25 April 2018 IXPUG

Intel Extreme Performance Users Group 1st Middle East Meeting at KAUST, Saudi Arabia

Conference Center (bldg.19) Level 3, Hall 1

Keynote address by Alan Gara, Intel Fellow Invited talks from Aramco, Cray, Intel, and U Tsukuba



Haiku for IXPUG meetings



Held a round the world, IX PUG ral lies research ers: Man y core is here!



Where are we ... on campus?





Where are we ... in the conference center?



KAUST Conference Center Building 19



What's across the bridge?





Al Gara's previous system





2008 IBM Blue Gene

King Abdullah tapestry





1924-2015 Abdullah bin Abdulaziz al Saud

Logistical questions?

see just outside: Sherif, Frances, or Heba





Our IXPUG feast





Your program is around your neck 😊



	23-Apr	24-Apr	25-Apr
	Monday	Tuesday	Wednesday
07:30	Buffet Breakfast	Buffet Breakfast	Buffet Breakfast
08:30	Opening remarks	video: KAUST's Extreme Computing	videos: KAUST and Saudi Arabia
09:00	KEYNOTE: Al Gara	INVITED TALK #3: Adrian Tate	TUTORIALS &
09:30		INVITED TALK #4: Taisuke Boku	INDUSTRIAL OUTREACH
10:00	INVITED TALK #1: Alex Heinecke	CONTRIB. TALK #5: Mohamed Ibrahim	[in parallel]
10:30	Coffee & Networking	POSTERS	Coffee & Networking
11:00	CONTRIB. TALK #1: Jahanzeb Hashmi	CONTRIB. TALK #6: Rabab Alomairy	TUTORIALS &
11:30	CONTRIB. TALK #2: Hatem Ltaief	CONTRIB. TALK #7: Mustafa AbdulJabbar	INDUSTRIAL OUTREACH
Noon	Lunch	Lunch	Lunch
13:30	INVITED TALK #2: Jeff Hammond	INVITED TALK #5: Vincent Etienne	
14:00	CONTRIB. TALK #3: Kadir Akbudak	CONTRIB. TALK #8: Matteo Parsani	
14:30	CONTRIB. TALK #4: Amani Alonazi	CONTRIB. TALK #9: Mohammed Farhan	
15:00	Coffee & Networking	Coffee & Networking	
15:30	LIGHTNING TALKS	SITE UPDATES	
16:00			
16:30	POSTERS	PANEL	
17:00			
17:30	Evening Musicale (Library)		
18:15		-	



HPC in Industry, Agencies & Business

41 | IXPUG Workshop at KAUST 2018





Industrial Outreach David MARTIN

High Performance Computing in Industry, Agencies, and Small Business

High performance computing (HPC) in industry includes simulation and data analytics. Today, "HPC" means more than the speed of numerical processing. It refers as well to the vast storage resources and high-bandwidth communication that come proportionally with fast processing resources. This program on the impact of HPC in industry will contain with a keynote, a series of short contributed talks, and a closing panel. The workshop is intended to be interactive and allow time for discussion and sharing experiences. Industries that are established in HPC are encouraged to present a short case study of a foray into HPC – either positive or negative. Industries that are only exploring the potential of HPC are welcome to raise questions. Topics to be addressed include:

- How industry uses HPC to increase competitiveness
- Examples of HPC driving innovation and improving product cycles
- Models for how academia and national laboratories collaborate through computing
- Strategies for increasing pre-competitive collaboration among like industries
- Strategies for increasing collaboration between complementary industries
- Ideas about how exascale computing will impact industry.

Biosketch

David Martin is Manager, Industry Partnerships and Outreach at the Argonne Leadership Computing Facility at Argonne National Laboratory, where he works with industrial users to harness high performance computing and take advantage of the transformational capabilities of modeling and simulation. David brings broad industry and research experience to ALCF. Prior to joining ALCF, David led IBM's integration of internet standards, grid and cloud computing into offerings from IBM's Systems and Technology Group. Before IBM, David managed networks and built network services for the worldwide high-energy physics community at Fermilab. David began his career at ATET Bell Laboratories, doing paradigmchanging work in software engineering and high-speed networking. David has a BS from Purdue and an MS from the University of Illinois at Urbana-Champaign, both in Computer Science.





Tutorial

George MARKOMANOLIS

Saber FEKI

The Burst Buffer: a New Frontier in Hierarchical Memories

While processor performance has been increasing significantly over the past several years, hard disks (I/O) performance has not improved to keep pace. In order to reduce this performance gap, the memory hierarchy includes nowadays additional layers, the latest being the usage of SSD-based storage as a Burst Buffer for I/O acceleration. The Cray solution is called DataWarp technology, and it is available in many HPC sites including the Intel-Haswell based Shaheen XC40 supercomputer operated by the KAUST Supercomputing Core Laboratory. Shaheen has a large installation of Burst Buffer using 568 Intel P3608 SSDs providing a total capacity of 1.5 PB and a throughput exceeding 1.5TB/s. In this tutorial, we present an efficient approach on how to use Burst Buffer technology to accelerate I/O for various applications, including weather forecast and seismic migration. We focus on optimizing massively parallel I/O on Burst Buffer, a relatively new problem compared to well-established optimizations for parallel I/O on diskbased parallel file systems. The tutorial will conclude with a demonstration of a complex workflow executed on the Burst Buffer, including simulation, analysis, and visualization.

Biosketch

George Markomanolis is a Computational Scientist in the KAUST Supercomputing Laboratory. His research is on performance optimization of applications with a focus on weather models. He is working on new technologies such as Burst Buffer to improve I/O performance and leads the KAUST Burst Buffer Early User program. Moreover, he is one of the developers of the IO-500 benchmark. He obtained his M.S. in Computational Science from the department of Informatics and Telecommunication, National and Kapodistrian University of Athens, Greece in 2008 and his Ph.D. in Computer Science from the Ecole Normale Supérieure de Lyon, France in 2014.

Saber Feki leads the Computational Scientist team at the KAUST Supercomputing Laboratory, providing scientific and application support and training to over 500 users of the Shaheen XC40 supercomputer. Saber received his M.Sc. and Ph.D. degrees in Computer Science from the University of Houston in 2008 and 2010, respectively. He then joined TOTAL in 2011 as HPC Research Scientist for about 2 years. His research interests include parallel I/O, parallel programming models, and automatic performance tuning.







39 | XPUG Workshop at KAUST 2018

Panel





Towards a "Saudi Top 10" List

Is the time ripe to establish and commit to curating a Top 10 (or Top 25, etc.) supercomputing list for Saudi Arabia? Such a list would give visibility to the importance of supercomputing as the Kingdom accelerates its economic transformation, make supercomputing easier to track, call attention to the growing HPC workforce, and lead better networking and the sharing of access and expertise. In 2002, China started its first national Top 50 list and sixteen years later, China has more supercomputers in the international Top500 than any other country, while the sum of its top two supercomputers outranks the sum of the top ten of every other country. Saudi Arabia could improve on the Top500 list by introducing a new best practice benchmark offering more insight than HPL, for instance one customized to energy-related simulations, data-intensive and smarter society applications. This panel will summarize and continue a vibrant discussion begun in March at HPC Saudi 2018, hosted by King Abdulaziz University, and seek to advance the concept and draw in new participants.

Biasketch

Rashid Mehmood is the Research Professor of Big Data Systems and the Director of Research, Training, and Consultancy at the High Performance Computing Centre, King Abdulaziz University, Saudi Arabia. He has gained qualifications and academic work experience from universities in the UK including Cambridge, Swansea, Birmingham, and Oxford. Rashid has over 20 years of research experience in computational modelling and simulation systems coupled with his expertise in high performance computing. His broad research aim is to develop multi-disciplinary science and technology to enable a better quality of life and smarter economy with a focus on real-time intelligence and dynamic system management. He has published over 150 research papers including 4 edited books. He has led and contributed to academia-industry collaborative projects funded by EPSRC, EU, UK regional funds, and Technology Strategy Board UK with the value over £50 million. He is a founding member of the Future Cities and Community Resilience (FCCR) Network, He is a member of ACM, OSA, Senior Member IEEE and former Vice-Chairman of IET Wales SW Network. https://uk.linkedin.com/in/rashid-mehmood-87b841





35 | IXPUG Workshop at KAUST 2018

Site Update





National Energy Research Scientific Computing Center (NERSC). Lawrence Berkeley National Laboratory, Berkeley, California, USA

The National Energy Research Scientific Computing Center (NERSC) is the primary scientific computing facility for the Office of Science in the U.S. Department of Energy. As one of the largest facilities in the world devoted to providing computational resources and expertise for basic scientific research, NERSC is a world leader in accelerating scientific discovery through computation. More than 6,000 scientists use NERSC to perform basic scientific research across a wide range of disciplines, including climate modeling, research into new materials, simulations of the early universe, analysis of data from high energy physics experiments, investigations of protein structure, and a host of other scientific endeavors. A collaboration between the Department of Energy's National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that will work both on code modernization and tackle real science challenges. The BDC is investigating how current HPC systems can support data-intensive workloads that require analysis of over 100 terabytes datasets on 100,000 cores or greater. The BDC will optimize and scale the production data analytics and management stack on NERSC's Cori system.

Biosketch

Richard Gerber is Senior Science Advisor and High Performance Department Head at the National Energy Research Scientific Computing Center (NERSC) at Lawrence Berkeley National Laboratory in Berkeley, CA. Richard has a Ph.D. in Physics (computational astrophysics) from the University of Illinois at Urbana-Champaign and held a National Research Council Postdoctoral Fellowship at NASA Ames Research Center before joining NERSC in 1998. He has more than 30 years' experience in high performance scientific computing and specializes in helping scientists productively use supercomputers.







37 | IXPUG Workshop at KAUST 2018



Site Update #2



Argonne Leadership Computing Facility (ALCF). Argonne National Laboratory, Argonne, Illinois, USA

The Argonne Leadership Computing Facility (ALCF) provides supercomputing capabilities to the scientific and engineering community to advance fundamental discovery and understanding in a broad range of disciplines. Supported by the U.S. Department of Energy's (DOE) Office of Science, Advanced Scientific Computing Research (ASCR) program, the ALCF is one of two DOE Leadership Computing Facilities in the nation dedicated to open science. Through awards of supercomputing time and user support services, the ALCF enables large-scale modeling and simulation research aimed at solving some of the world's largest and most complex problems in science and engineering. The ALCF slated to host the USA's first exascale system when it is delivered in 2021: Intel-based Aurora will be capable of performing a quintillion calculations per second. The system is expected to have more than 50,000 nodes and more than 5 petabytes of total memory, including high-bandwidth memory.

Biosketch

David Martin is Manager, Industry Partnerships and Outreach at the Argonne Leadership Computing Facility at Argonne National Laboratory, where he works with industrial users to harness high performance computing and take advantage of the transformational capabilities of modeling and simulation. David brings broad industry and research experience to ALCF. Prior to joining ALCF, David led IBM's integration of internet standards, grid and cloud computing into offerings from IBM's Systems and Technology Group. Before IBM, David managed networks and built network services for the worldwide high-energy physics community at Fermilab. David began his career at AT&T Bell Laboratories, doing paradigmchanging work in software engineering and high-speed networking. David has a BS from Purdue and an MS from the University of Illinois at Urbana-Champaign, both in Computer Science.



Site Update #3 Taisuke

Joint Center for Advanced High Performance Computing (JCAHPC). University of Tsukuba, Tsukuba, Japan

The Joint Center for Advanced High Performance Computing was established in 2013 under agreement between the Center for Computational Sciences at the University of Tsukuba and the Information Technology Center at the University of Tokyo in order to design, operate and manage a next-generation supercomputer system. JCAHPC promotes advanced computational sciences, and contributes to the fields of academia, science, and technology. JCAHPC designs and develops large-scale HPC systems in which an operating system, programming languages, numerical libraries for many-core architectures are exploited. The Oakforest-PACS supercomputer ranked #1 in the first IO-500 list released in November 2017. The IO-500 is a world ranking list of storage performance, which is evaluated by a benchmark that measures the storage performance for small files. Storage performance in supercomputers is critical for large-scale simulation, big data analysis, and artificial intelligence. The IO-500 list feelilitates to improve the storage performance that greatly helps to improve the CPU performance.

Biosketch

Taisuke Boku received Masters and PhD degrees from Department of Electrical Engineering at Keio University. After his career as Assistant Professor in Department of Physics at Keio University, he joined the Center for Computational Sciences (formerly Center for Computational Physics) at University of Tsukuba where he is currently the Deputy Director, the HPC Division leader and the system manager of supercomputing resources. He has been working more than 20 years on HPC system architecture, system software, and performance evaluation on various scientific applications. He has played the central role of system development on CP-PACS (ranked as number one in the TOP500 in 1996), FIRST (hybrid cluster with gravity accelerator), PACS-CS (bandwidth-aware cluster) and HA-PACS (high-density GPU cluster), among representative supercomputers in Japan. Also, He is a member of the system architecture working group of Post-K Computer development. He is a coauthor of ACM Gordon Bell Prize paper in 2011. http://www.hpcs.cs.tsukuba.ac.jp/~taisuke/index-e.html

38



Lightning Talks & Posters

	Massively Parallel Polar Decomposition on Distributed-Memory
Dalal Sukkari	Systems
	Large-scale Rigid Body Dynamics Simulation on HPCs with Distributed
Alexander Ukhov	Memory Architecture
	Parallel Simulation of Bloodflow in 3D Patient-specific
Li Luo	Cerebral/Coronary Arteries
	Tile Low-Rank Approximation of Large-scale Likelihood Estimation on
Sameh Abdulah	Manycore Architectures
Samar Aseeri	Benchmarking Distributed Memory Fast Fourier Transforms
Rashid Mehmood	Big Data and HPC Convergence
	STARS-H: a High-Performance H-Matrix Market Library on Large-Scale
Aleksandr Mikhalev	Systems
Samuel Kortas	Decimate: a Portable and Fault-tolerant Scheduler Extension
	Epileptic Seizure Prediction using Rotation Forest in a Parallel
Abdulhamit Subasi	Environment
Essam Algizawy	Highly Scalable Flexi-trace-based Pre-stack Time Migration
Khaled El-Amrawi	Revisited RTM IO Strategies with New Memory Hierarchies
	Load-balancing and hybrid parallelization for simulations with large
Steffen Hirschmann	particle numbers



http://epostersonline.com/ixpug-me2018/





E-poster schedule

- Monday at 4:30pm
 - Abdulhamit Subasi
 - Aleksander Mikhalev
 - Alexander Ukhov
 - Khaled El-Amrawi
 - Li Luo
 - Rashid Mehmood
 - Sameh Abdulah

- Tuesday at 10:30am
 - Dalal Sukkari
 - Essam Algizawy
 - Samar Aseeri
 - Samuel Kortas
 - Steffen Hirschmann

At other times E-posters are available on demand in their digital frames



Contributed talks

	Designing High-Performance and Scalable Collectives for the
Jahanzeb Hashmi	Many-core Era: The MVAPICH2 Approach
	Real-Time Massively Distributed Multi-Object Adaptive Optics
Hatem Ltaief	Simulations for the European Extremely Large Telescope
	Cholesky Factorization on Tile Low-Rank Matrices for
Kadir Akbudak	Distributed-Memory Systems
	Asynchronous Task-Based Parallelization of Iterative Algebraic
Amani Alonazi	Solvers
	Screen-Space Normal Distribution Function Caching for
Mohamed Ibrahim	Consistent Multi-Resolution Rendering of Large Particle Data
	ALTANAL: Abstraction Layer for Task bAsed NumericAl
Rabab Alomairy	Libraries
	Extreme Scale FMM-Accelerated Wave Scattering Solver for a
Mustafa AbdulJabbar	Complex 3D Helmholtz Boundary Integral Equation
	Sustained Petascale Direct Numerical Simulation of Secondary
Matteo Parsani	Flows in Square Ducts
	Optimizations of Unstructured Aerodynamics Computations
Mohammed AlFarhan	for Intel Xeon Phi (Knights Landing) Architecture





and an and an	Deep Learning Hardware Accelerates Fused Discontinuous	
Alex Heinecke	Galerkin Seismic Simulations	
	Evaluating Data Parallelism in C++ Programming Models using	
Jeff Hammond	the Parallel Research Kernels	
	Explicit Data Transport Machinery Supporting Producer-	
Adrian Tate	Consumer Workflows on Cray Systems	
	Oakforest-PACS: Japan's Fastest Intel Xeon Phi Supercomputer	
Taisuke Boku	and Its Applications	
	Optimization of Finite-difference Kernels on Multicore	
Vincent Etienne	Architectures for Seismic Applications	





5 | IXPUG Workshop at KAUST 2018



Dr. Alan GARA

The Intertwined Futures of High Performance Computing and Artificial Intelligence

We are seeing both the emergence of new workloads involving artificial intelligence as well as the maturation of new core technologies. These technologies and the new workloads present us with tremendous opportunities as well as challenges, for we now are architecting systems that can cover a broader range of applications. Namely, future architectures will target artificial intelligence and data analytics at scale, as well as traditional modeling and simulation applications. This talk will cover opportunities and challenges of AI and HPC and how the emerging new technologies will be developed to address the workloads and push computing into exascale in the near future.

Biosketch

Dr. Alan Gara is an Intel Fellow and Chief Architect of Enterprise and Government Advanced Development, within the Data Center Group at Intel Corporation. In this capacity he is leading a team of Intel architects in system pathfinding the future for high performance computing. Additionally, he is leading the Intel team responsible for delivering the CORAL system, a Collaboration of Oak Ridge, Argonne, and Livermore National Laboratories.

Prior to joining Intel in 2011, Dr. Gara was an IBM fellow and Chief Architect for three generations of the Blue Gene platforms, awarded the U.S. National Medal of Technology and Innovation in 2008. Al has been the Chief Architect on more than one-third of the top10 systems over the last 10 years as measured by the Top500. Al has received two Gordon Bell prizes (1998 and 2006) and the Seymour Cray award in 2010. He has over 70 publications in computer science and physics and more than 130 US patents in the area of computer design and architecture.

Gara received his PhD in physics from the University of Wisconsin, Madison.

e

Shaheen-1	(2009)	\rightarrow	Shaheen-2	(2015)
-----------	--------	---------------	-----------	--------

IBM Blue Gene/P	Cray XC40
Speed: .222 Petaflop/s (peak) Launch ranking: #14 HPL Rmax	Speed: 7.3 Petaflop/s (peak) ↑ ~33X Launch ranking: #7 HPL R_{max}
Power: .5 MW (0.44 GF/s/W)	Power: 2.8 MW (2.6 GF/s/Watt) ↑ ~6X Lag relative to flop/s ↓ ~5.5X
Memory: 65 TeraBytes	Memory: 793 TeraBytes (↑ ~12X) Lag relative to flop/s: ↓ ~3X
Storage: 2.7 PetaBytes	Storage: 17.6 PetaBytes (↑ ~6.5X) Lag relative to flop/s: ↓ ~5X
Bandwidth: 25GB/s	Bandwidth: 500GB/s (↑ ~20X) Lag relative to flop/s: ↓ ~1.7X

Design constraints have changed

Old Constraints	New Constraints
Performance limited by	Performance limited by
clock	power
Flops biggest cost:	Data motion biggest cost:
minimize computation	minimize data movement
Concurrency from	Concurrency from
adding nodes	more cores within a node
with own memory	sharing memory



"A good player plays where the puck is, while a great player skates to where the puck is going to be."

- Wayne Gretzsky



Extreme Computing Research Center in one slide

We develop and demonstrate core algorithms for scientific simulation and data analytics on emerging architectures.

Today's scientific libraries are designed for a 25-year-old programming model and need to be evolved for: ↑more concurrency (cores), ↓less memory per core, ↓less memory bandwidth per core, and ↓less global synchronization. Primary motivating applications include energy and environment.



Example: four sequential task graphs of an eigensolver are merged into one that is shorter (faster) & wider (more concurrent) Best-in-class algorithms raise impact and increase the return on investment

of scientific simulation

across KAUST.

The diagram that launched SciDAC in the US





Extreme Computing Research Center (ECRC) 29

Applications – the visible impact





A HIGH PEFORMANCE MULTI-OBJECT ADAPTIVE OPTICS FRAMEWORK FOR GROUND-BASED ASTRONOMY

MOAO

xtreme Computing

The Multi-Object Adaptive Optics (MOAO) framework provides a comprehensive testbed for high performance computational astronomy. In particular, the European Extremely Large Telescope (E-ELT) is one of today's most challenging projects in ground-based astronomy and will make use of a MOAO instrument based on turbulence tomography. The MOAO framework uses a novel compute-intensive pseudo-analytical approach to achieve close to real-time data processing on manycore architectures. The scientific goal of the MOAO simulation package is to dimension future E-ELT instruments and to assess the qualitative performance of tomographic reconstruction of the atmospheric turbulence on real datasets.

THE MULTI-OBJECT ADAPTIVE OPTICS TECHNIQUE



Open-Loop tomography concept

Single conjugate AO concept

RINRIA

intel

THE PSEUDO-ANALYTICAL APPROACH



Observing the GOODS South cosmological field with MOAO



High res, map of the quality of turbulence compensation obtained with MOAO on a cosmological field

MOAO 0.1.0

- Tomographic Reconstructor Computation
- Dimensioning of Future Instruments
- Real Datasets
- Single and Double Precisions
- Shared-Memory Systems
- Task-based Programming Models
- Dynamic Runtime Systems
- Hardware Accelerators

CURRENT RESEARCH

- Distributed-Memory Systems
- Hierarchical Matrix Compression
- Machine Learning for Atmospheric Turbulence
- High Resolution Galaxy Map Generation
- Extend to other ground-based telescope projects

PERFORMANCE RESULTS TOMOGRAPHIC RECONSTRUCTOR COMPUTATION - DOUBLE PRECISION Two-socket 18-core Intel HSW - 64-core Intel KNL - 8 NVIDIA GPU P100s (DGX-1)



https://github.com/ecrc



Used in MOSAIC instrument in Europe's Extremely Large Telescope (E-ELT, Chile) design and in Japanese Subaru telescope (Hawaii)



Hatem Ltaief

Fields of View

Twinkling stars are cute But MOSAIC can freeze them So we see the past.





The Hierarchical Computations on Manycore Architectures (HiCMA) library aims to redesign existing dense linear algebra libraries to exploit the data sparsity of the matrix operator. Data sparse matrices arise in many scientific problems (e.g., in statistics-based weather forecasting, seismic imaging, and materials science applications) and are characterized by low-rank off-diagonal tile structure. Numerical low-rank approximations have demonstrated attractive theoretical bounds, both in memory footprint and arithmetic complexity. The core idea of HiCMA is to develop fast linear algebra computations operating on the underlying tile low-rank data format, while satisfying a specified numerical accuracy and leveraging performance from massively parallel hardware architectures.

TILE LOW-RANK ALGORITHMS CHOLESKY FACTORIZATION SOFTWARE STACK **HiCMA** HCORE dense tiles Cholesky: O(n³) TARS-HiCMA Distribution tile low rank olesky: O(kn²) External Dependencies Fixed ranks Fixed accuracy Preconditioners Variable ranks Performance oriented Dense/Sparse Direct Solvers **GEOSPATIAL STATISTICS HiCMA 0.1.0** CURRENT RESEARCH N = 20000, NB = 500, acc=109, 2D problem sq. exp. • Matrix-Matrix Multiplication LU Factorization/Solve Cholesky Factorization/Solve . Schur Complements . 10 Preconditioners • Double Precision Full rank Task-based Programming Models Hardware Accelerators 8 10 Shared and Distributed-Memory Support for Multiple Precisions · Autotuning: Tile Size, Fixed Accuracy and Environments Support for StarPU Dynamic Fixed Ranks Tile low-rank • Support for OpenMP, PaRSEC and Kokkos Runtime Systems 10 Testing Suite and Examples Support for HODLR, H, HSS and H² 108K 189K 351K 594K 54K Matrix size PERFORMANCE RESULTS CHOLESKY FACTORIZATION - DOUBLE PRECISION - CRAY XC40 WITH TWO-SOCKET, 16-CORE HSW MKL - Full ran 133 ScaLAPACK 16 ScaLAPACK 32 ScaLAPACK 64 103 Scal APACK 12 ScaLAPACK 256 HICMA 16

81K 108K135K 189K 270K 351K 459K 594K

DOWNLOAD THE SOFTWARE AT http://github.com/ecrc/hicma

With support from

DVIDIA.

HICMA 16 HICMA 32

HICMA 64 HICMA 128 - HICMA 256

HICMA 512 4M 5M 6M 8M 11M Matrix size

Sponsored by

OSR

10

10 lime(s)

100

27K 40K HICMA - Tile low

54K 68K81K 108K135K 176K 230K 297

Matrix size

A collaboration of

RORDFAUX - SUD-OUFST

MKL-HSW

 MKL-SKL

 HICMA-SNB

 HICMA-HSW

 HICMA-SKL

INNOVATIVE

Time(s)

54K

https://github.com/ecrc



Kadir Akbudak



Energy dictates Structure and storage limits – HiCMA's prime targets.

* "Hikmah" is the Arabic word for wisdom



PARALLEL HIGH PERFORMANCE UNIFIED FRAMEWORK FOR GEOSTATISTICS ON MANY-CORE SYSTEMS

https://github.com/ecrc

ExaGeoStat

Extreme Computing lesearch Center

The Exascale GeoStatistics project (ExaGeoStat) is a parallel high performance unified framework for computational geostatistics on many-core systems. The project aims at optimizing the likelihood function for a given spatial data to provide an efficient way to predict missing observations in the context of climate/weather forecasting applications. This machine learning framework proposes a unified simulation code structure to target various hardware architectures, from commodity x86 to GPU accelerator-based shared and distributed-memory systems. ExaGeoStat enables statisticians to tackle computationally challenging scientific problems at large-scale, while abstracting the hardware complexity, through state-of-the-art high performance linear algebra software libraries.

ExaGeoStat Dataset Generator

- Generate 2D spatial Locations using uniform distribution.
- Matérn covariance function:

$$C(\mathbf{r}; \boldsymbol{\theta}) = \frac{\theta_1}{2^{(\theta_3-1)} \Gamma(\theta_3)} \left(\frac{r}{\theta_2}\right)^{\theta_3} \mathbf{K}_{\theta_3}\left(\frac{r}{\theta_2}\right)$$

 Cholesky factorization of the covariance matrix: $\Sigma(\boldsymbol{\theta}) = \boldsymbol{V} \cdot \boldsymbol{V}^T$

Measurement vector generation (Z):

Z =	$V \cdot \vec{e}, \vec{e_i} \sim N(0, 1)$
Figure: An example of 400 points irregularly distributed in space, with 362 points (o) for maximum likelihood estimation and 38 points (×) for prediction validation.	
ExaGeoStat 0.1.0	Current Research
 Large-scale synthetic geo- spatial datasets generator 	 ExaGeoStat R-wrapper package
 Maximum Likelihood Estimation (MLE) 	 Tile Low Rank (TLR) approximation
- Synthetic and real datasets	• NetCDF format support
 A large-scale prediction too for unknown measurements 	• PaRSEC runtime system
on known locations	 In-situ processing
Performance Results	(MLE)
Two-socket shared memory Intel x86 a	rchitectures Intel two
1200 Cando Bridge d	IvyBridge 450

ExaGeoStat Maximum Likelihood Estimator

• Maximum Likelihood Estimation (MLE) learning function:

 $\ell(\boldsymbol{\theta}) = -\frac{n}{2} \log(2\pi) - \frac{1}{2} \log |\boldsymbol{\Sigma}(\boldsymbol{\theta})| - \frac{1}{2} Z^T \boldsymbol{\Sigma}(\boldsymbol{\theta})^{-1} Z$

Where $\Sigma(\theta)$ is a covariance matrix with entries $\Sigma_{ij} = C(s_i - s_j; \theta), i, j = 1, \dots, n$

Figure: Two different examples of real datasets (wind speed dataset in the middle east region and soil moisture dataset coming from Mississippi region, USA).



°ch **ExaGeoStat Predictor**











DEAUX - SUD-OUEST





Figure: Mean square error for predicting large scale synthetic dataset.

Extreme Computing Research Center (ECRC) 35



Sameh Abdulah

ExaGeoStat

Covariances In the billions require ExaGeoStat.



Software for Testing Accuracy, Reliability and Scalability of Hierarchical computations

STARS-H

Extreme Computing Research Center

STARS-H is a high performance parallel open-source package of Software for Testing Accuracy, Reliability and Scalability of Hierarchical computations. It provides a hierarchical matrix market in order to benchmark performance of various libraries for hierarchical matrix compressions and computations (including itself). Why hierarchical matrices? Because such matrices arise in many PDEs and use much fewer memory, while requiring less flops for computations. There are several hierarchical data formats, each one with its own performance and memory footprint. STARS-H intends to provide a standard for assessing accuracy and performance of hierarchical matrix libraries on a given hardware architecture environment. STARS-H currently supports the tile low-rank (TLR) data format for approximation on shared and distributed-memory systems, using MPI, OpenMP and task-based programming models. STARS-H package is available online at https://github.com/ecrc/stars-h.

Heatmap of ranks (2D problem)

30 32 33 30 33 37 41 31 38 49 59 33 45 85 157 34 48 13

TLR Approximation of 2D problem on a two-socket

shared-memory Intel Haswell architecture

Number of physical cores

Matrix Kernels Electrostatics (one over distance): A_{ii} r_{i i} Electrodynamics (cos over distance): $A_{ij} = \frac{\cos(kr_{ij})}{\cos(kr_{ij})}$ · Spatial statistics [Matern kernel] $A_{ij} = \frac{2^{1-\nu}}{\Gamma(\nu)} \left(\sqrt{2\nu} \frac{r_{ij}}{\beta}\right)^{\nu} K_{\nu} \left(\sqrt{2\nu} \frac{r_{ij}}{\beta}\right)$

· And many other kernels ...

Sample Problem Setting

Spatial statistics problem for a quasi uniform distribution in a unit square (2D) or cube (3D) with exponential kernel:

$$A_{ij} = e^{rac{-r_{ij}}{eta}},$$

nere $eta = 0.1$ is a correlation le
rameter and r_{ii} is a dista

wł ngth pa ance between *i*-th and *j*-th spatial points.

STARS-H 0.1.0

- · Data formats: Tile Low-Rank (TLR).
- · Operations: approximation, matrixvector multiplication, Krylov CG solve. · Synthetic applications in a matrix-free
- form: random TLR matrix, Cauchy matrix · Real applications in a matrix-free
- form: electrostatics, electrodynamics, spatial statistics.
- Programming models: OpenMP, MPI and task-based (StarPU).
- Approximation techniques: SVD, RRQR. Randomized SVD.

Roadmap of STARS-H

- · Extend to other problems in a matrixfree form.
- Support HODLR, HSS, $\mathcal H$ and $\mathcal H^2$ data formats.
- Implement other approximation schemes (e.g., ACA).
- · Port to GPU accelerators.

of node

1024

40.90

3D problem on a different amount of nodes (from 64 up to 6084) of a distributed-memory

· Apply other dynamic runtime systems and programming models (e.g., PARSEC)



CRAY XC40 system for a different error threshold τ # of node - 64 - 256 102/ $\tau = 10^{-6}$ 1000 Matrix size thousands

--- SVD

- RROR - RSVD







2197

 $\tau = 10^{-2}$

https://github.com/ecrc

STARS-H: Software for Testing Accuracy, Reliability, and Scalability of Hierarchical matrix computations



Aleksandr Mikhalev



Data sparsity Hides everywhere in plain sight STARS-H unmasks it.



A QDWH-Based SVD Software Framework on Distributed-Memory Manycore Systems

https://github.com/ecrc

KSVD

Extreme Computing **Research Center**

The KAUST SVD (KSVD) is a high performance software framework for computing a dense SVD on distributed-memory manycore systems. The KSVD solver relies on the polar decomposition using the QR Dynamically-Weighted Halley algorithm (QDWH), introduced by Nakatsukasa and Higham (SIAM Journal on Scientific Computing, 2013). The computational challenge resides in the significant amount of extra floating-point operations required by the QDWH-based SVD algorithm, compared to the traditional one-stage bidiagonal SVD. However, the inherent high level of concurrency associated with Level 3 BLAS compute-bound kernels ultimately compensates the arithmetic complexity overhead and makes KSVD a competitive SVD solver on large-scale supercomputers.

> Based on conventional computational kernels,

> The total flop count for QDWH depends on

the condition number κ of the matrix

for double precision) and GEMM

i.e., Cholesky/QR factorizations (≤ 6 iterations

QDWH Algorithm

QDWH-based SVD

The Polar Decomposition

> A = U_nH, A in $\mathbb{R}^{m \times n}$ (m $\ge n$), where U_p is > Backward stable algorithm for computing the orthogonal Matrix, and H is symmetric positive semidefinite matrix

Application to SVD

> A = U₀H $= U_{D}^{T}(V\Sigma V^{T}) = (U_{D}V)\Sigma V^{T} = U\Sigma V^{T}$

Performance Results

Advantages

- Performs extra flops but nice flops > Relies on compute intensive kernels
 - Exposes high concurrency
 - Maps well to GPU architectures
 - Minimizes data movement
 - > Weakens resource synchronizations

KSVD 1.0



INNOVATIVE

CRAY

OXFORD





Dalal Sukkari

Complexity Made Simple

It's not the flop count But the data location; The paradigm shifts.



A HIGH PERFORMANCE STENCIL FRAMEWORK USING WAFEFRONT DIAMOND TILING



The Girih framework implements a generalized multi-dimensional intra-tile parallelization scheme for shared-cache multicore processors that results in a significant reduction of cache size requirements for temporally blocked stencil codes.. It ensures data access patterns that allow efficient hardware prefetching and TLB utilization across a wide range of architectures. Girih is built on a multicore wavefront diamond tiling approach to reduce horizontal data traffic in favor of locally cached data reuse. The Girih library reduces cache and memory bandwidth pressure, which makes it amenable to current and future cache and bandwidth-starved architectures, while enhancing performance for many applications.

MULTI-DIMENSIONAL INTRA-TILE PARALLELIZATION

CURRENT RESEARCH

Threads' block decomposition per time ster

h) Cache block

STENCIL COMPUTATIONS

- · Hot spot in many scientific codes
- · Appear in finite difference, element, and volume discretizations of PDEs
- discretizations of PDEs E.g., 3D wave acoustic wave equation $\frac{1}{c^2} \frac{\partial^2 u}{\partial t^2} = \nabla^2 u$



SOFTWARE INFRASTRUCTURE

Stencil	Parameterized
Kernels	tiling
+	MPI comm.
Specs.	wrappers
Runtime system	Auto-tuning

Thread assignment in space-time dimensions **GIRIH 1.0.0** MPI + OpenMP

🐼 NVIDIA. 🤇 📿 🗛 🗡

Girih system components

intel

- Domain size: 512 x 512 x 512
- # of time steps: 500
- 25-point star stencil
- Dirichlet boundary conditions
- Two-socket systems (Mem./L3): - 8-core Intel SNB (64GB/20MB)
- 16-core Intel HSW (128GB/40MB) - 28-core Intel SKL (256GB/38MB)
- Intel compiler suite v17 with AVX512 flag enabled
- Memory affinity with numatcl command
- Thread binding to cores with sched_affinity command

A collaboration of



https://github.com/ecrc

Now employed in seismic forward modeling steps in Aramco's next-gen seismic inversion code





Tareq Malas



Many cores learn to share! Cooperation is good For limited cache.



KAUST BASIC LINEAR ALGEBRA ROUTINES ON GPUs

https://github.com/ecrc

KBI **Extreme Computing Research Center**

KAUST BLAS (KBLAS) is a high performance CUDA library implementing a subset of BLAS as well as Linear Algebra PACKage [LAPACK] routines on NVIDIA GPUs. Using recursive and batch algorithms, KBLAS maximizes the GPU bandwidth, reuses locally cached data and increases device occupancy. KBLAS represents, therefore, a comprehensive and efficient framework versatile to various workload sizes. Located at the bottom of the usual software stack, KBLAS enables higher-level numerical libraries and scientific applications to extract the expected performance from GPU hardware accelerators.

RECURSIVE ALGORITHMS: TRMM and TRSM

KBLAS 2.0

GEMM (co only).

POSV. POTRI, POTI. Batch General: (ױ∞०=) SVD, QR.

\$ Real precisions: s/d.

Arbitrary sizes.

♂ Very small matrix sizes.

CURRENT RESEARCH

HEMV.

SYRK

Legacy Level-2 BLAS: [to∞o] SYMV, GEMV,

Legacy Level-3 BLAS: [‡2∞o] TRSM, TRMM,

Batch Level-3 BLAS: [#000=] TRSM, TRMM,

Batch Triangular: (♂‡∞o=) TRTRI, LAUUM.

Batch Symmetric: (otoo=) POTRF, POTRS,

Half Precision Legacy and Batch BLAS.

Tile Low-Rank (TLR) BLAS on GPUs.

1 Standard precisions: s/d/c/z. o Single-GPU support.

@ Multi-GPU support.

= Uniform batch sizes.



BATCH ALGORITHMS: Recursive Cholesky POTRF





4. Rec-POTRF

3. Rec-SYRK

INDVATIVE

AUB

KBLAS HIGHLIGHTS

1. Rec-POTRF

KBLAS Level-2 (o): SYMV & HEMV

WIDIA CUPLAS 6.0 KBLAS Level-3 (o): TRMM & TRSM

2 Rec-TRSM

- PERFORMANCE RESULTS
- NVIDIA CUPLAS 8.0 TLR GPU-Resident Matrix Computations. Adaptive Cross Approximation (ACA) on GPUs.



(intel)

CRAY



Ali Charara

Houdinis of Time

Houdinis of time, We batch up concurrent tasks From sequential streams.





Mohammed Farhan

Unstructured Grids

Compute rate suffers When for a mesh we must ask: Who is my neighbor?





Mustafa Abduljabbar

Space-filling curves

A curve fills 3-D, And now submanifolds, too, Touching every point.





Amani Alonazi

Taskification

Bulk synchrony worked, But exascale demands more: Dynamic future!





Rabab AlOmairy

Al Tanal

Like C-3-P-0, *AI Tanal* masters all tongues. Choose runtime at run!





Li Luo

Nonlinear Preconditioning

When stagnation strikes, Isolate the stubborn DOFs And update them first.





Curse of Dimension

Curse of dimension, Can you be mitigated By blessing of rank?



Thanks to our sponsors!



Intel Parallel Computing Center





KAUST Innovation & Economic Development



Thanks to our organizers!











Group photo 10:30am, tiered on steps outside





Sunset concert in your honor, 5:30pm, Library



