



#### IXPUG In Situ Workshop Report – Best Practices and Lessons Learned

2017 IXPUG US Annual Meeting

September 27, 2017


#### **PRESENTED BY:**

Paul A. Navrátil, Ph.D.

Deputy Director of Visualization

pnav@tacc.utexas.edu

#### **History of Remote Visualization at TACC**



#### **Stampede2 Visualization Overview**

# Stampede2 Architectural Vision for Visualization

- Current and near-future machines will use processors with many cores
- Each core contains wide vector units: use them for max utilization (e.g., \*-AVX512)
- Fortunately the Software-Defined Visualization stack is optimized for such processors!
- Use your preferred rendering method independent of the underlying hardware
  - Performant rasterization
  - Performant ray tracing
  - Visualization and analysis on the simulation machine


<u>File Edit View Sources Filters Tools Catalyst Macros Help</u>		
🖻 🖻 🛱 🛱 🙇 🔍 📍 🖶 🛒 🛤 🐗	🕨 🕪 🙌 🕵 Time: D 💿 🖶	
📱 归 🛱 🛱 🍓 🕒 Solid Color 💌 💌	Surface 🔽 🔣 🖾 📫 📫 📫 📫 📫 🚅 📪 🎯 🎯 😋	
🖩 🗞 🛱 🕸 🖗 🖗 🖉 🖉 🕼 🗍		
Pipeline Browser	but #1× +	
🔓 builtin: 🥔 🌸		Rendered3DView1
🐵 👘 StreamTracer1		
Dentour1		
Clip1		
		<u>×</u>
Properties Information		
Properties		
🚰 Apply 🛛 🖉 Reset 🛛 🗱 Delete 🛛 💡		
Search (use Esc to clear text)		
Clip Type Plane		
Show Plane		C C C C C C C C C C C C C C C C C C C
Note: Use 'P' key to pick origin position on mesh		
Snap Picked Point on Mesh Point		
Origin 231 221 431		
Normal 0.67 0.65 .39		
X Normal Reset Bounds		
Y_Normal		
Z Normal		
Camera Normal Center on Bounds		
Reset Camera to Normal		
X Inside Out		
	n	
	High-Fidelity Visualization Natively on Xeon and Xeon Phi	5
		0

ParaView 4.4.0-255-g0b2ecc8 64-bit

#### High-Fidelity Visualization Natively on Xeon and Xeon Phi

↑ \_ 🗗 ×

## **Typical HPC Workflow**




# **Software-Defined Visualization – Why?**

FILE SIZE	100 GBPS	10 GBPS	1 GBPS	<b>300 M</b> BPS	54 MBPS
1 GB	< 1 sec	1 sec	10 sec	35 sec	2.5 min
1 TB	~100 sec	~17 min	~3 hours	~10 hours	~43 hours
1 PB	~1 day	~12 days	~121 days	>1 year	~5 years

**Increasingly Difficult to Move Data from Simulation Machine** 


#### **Typical Post-Hoc Visualization Workflow**




# In-Situ Visualization – Why?


FILE SIZE	1000 GBps	100 GBPS	10 GBPS	1 GBPS
1 TB	1 sec	~ 10 sec	~ 2 min	~ 17 min
1 PB	~ 17 min	~ 3 hours	~ 1 day	12 days
1 XB	12 days	124 days	3 ½ years	34 years


**Increasingly Difficult to Write Data from Simulation to Disk** 




#### **In-Situ Visualization Workflow**







#### **In-Situ Software Stack**





#### In Situ Terminology Project (courtesy Ken Moreland, Sandia)



Integr	ation		Divisi	ion of Oper	ation Output
Тур	pe Prox	imity Acc	cess Exec	ution Con	trols Type
Bespoke	Same Memory	Direct Shallow Copy	Time Division	Automatic Adaptive	Subset
Dedicated					
API	On-node			Automatic	
	Distinct			Non-	Transform
	Memory			adaptive	
		Direct			
Multi-		Deep			
purpose		Сору			
API	Off-node			Human-in-	
	Same			the-loop	Derived
	Computing			Blocking	Fixed
	Resource				
Inter-					
position					
				Human-in-	
	Distinct			the-loop	
	Computing		Space	Non-	Derived
Inspection	Resource	Indirect	Division	blocking	Proportional

# **In-Situ Options**

courtesy Hank Childs and In-Situ Terminology Group

- VTK-Based APIs
  - ParaView Catalyst <u>https://www.paraview.org/in-situ/</u>
  - VisIt LibSim <u>https://www.visitusers.org/index.php?title=Libsim\_Batch</u>
  - LLNL ALPINE <a href="https://github.com/Alpine-DAV/alpine">https://github.com/Alpine-DAV/alpine</a>
- I/O API
  - ADIOS <a href="https://www.olcf.ornl.gov/center-projects/adios/">https://www.olcf.ornl.gov/center-projects/adios/</a>
- Meta API
  - Sensei <u>http://www.sensei-insitu.org/</u>
  - Damaris <u>http://damaris.gforge.inria.fr/doku.php</u>
- Ensemble Post-Process
  - Cinema <u>http://cinemaviewer.org/</u>

# **Software-Defined Visualization Stack**

#### OpenSWR Software Rasterizer

- openswr.org
- Performant rasterization for Xeon and Xeon Phi
- Thread-parallel vector processing (previous parallel Mesa3D only has threaded fragments)
- Support for wide vector instruction sets, particularly AVX2, AVX512 Integrated into Mesa3D since v12.0 as gallium driver (mesa3d.org)
- Current rev v17.x installed on Stampede2 and other TACC systems!

#### Best Uses

- OpenGL-based codes
- Low geometry count, many geometry changes
- Non-physically-based shading effects

# **Software-Defined Visualization Stack**

#### OSPRay Ray Tracer

- ospray.org
- Performant ray tracing for Xeon and Xeon Phi incorporating Embree kernels
- Thread- and wide-vector parallel using Intel ISPC (including AVX512 support)
- Parallel rendering support via distributed framebuffer

#### Best Uses

- Photorealistic rendering
- Realistic lighting
- Realistic material effects
- Large geometry, few geometry changes
- Implicit geometry (e.g., molecular "ball and stick" models)

# **Software-Defined Visualization Stack**

- GraviT Scheduling Framework
  - tacc.github.io/GraviT/
  - Large-scale, data-distributed ray tracing (uses OSPRay for rendering engine target)
  - Parallel rendering support via distributed ray scheduling
  - Funded by US NSF awards ACI-1339863, ACI-1339840, ACI-1339881 program officers Dan Katz and Rajiv Ramnath

#### Best Uses

- Large distributed data
- Data outside of renderer control
- Incoherent ray-intensive sampling (e.g., global illumination approximations)



# SDVIS PERFORMANCE UPDATE

**Performance slides courtesy Jim Jeffers, Intel Corp.** 

# **Notices and Disclaimers**

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

The cost reduction scenarios described are intended to enable you to get a better understanding of how the purchase of a given Intel based product, combined with a number of situation-specific variables, might affect future costs and savings. Circumstances will vary and there may be unaccounted-for costs related to the use and deployment of a given product. Nothing in this document should be interpreted as either a promise of or contract for a given level of costs or cost reduction.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804.

No computer system can be absolutely secure.


Intel® Advanced Vector Extensions (Intel® AVX)\* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at <a href="http://www.intel.com/go/turbo">http://www.intel.com/go/turbo</a>.

Intel processors of the same SKU may vary in frequency or power as a result of natural variability in the production process.

SPEC, SPECfp and SPECint are registered trademarks of the Standard Performance Evaluation Corporation (SPEC).


© 2017 Intel Corporation. Intel, the Intel logo, Xeon, Xeon Phi, Intel Xeon Phi logos and Intel Xeon logos are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.


# **OPENGL (OpenSWR) benchmarks**



manyspheres.py 67 MiPolys


> wavelets.py 11 MiPolys






TimingTests 30 MiTris


> GLBenchmarking 30MiTris





#### **INTEL® Xeon® E5 v4 OPENSWR/LLVMPIPE PERFORMANCE RATIO**






manyspheres.py
waveletcontour.py
TimingTests
GLBenchmarking

intel

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark\* and MobileMark\*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

#### INTEL® Xeon Phi<sup>TM</sup> 7250 OPENSWR/LLVMPIPE PERFORMANCE RATIO



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark\* and MobileMark\*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

(intel)

#### Performance: Embree vs. NVIDIA\* OptiX\*

Frames Per Second (Higher is Better), 1024x1024 image resolution 60 ■ Intel® Xeon® E5-2699 v4 Processor 50 2 x 22 cores, 2.2 GHz 40 □ Intel® Xeon Phi<sup>TM</sup> 7250 Processor 30 68 cores, 1.4 GHz 20 ■ NVIDIA Tesla P100 Coprocessor 10 PCIe, 16 GB RAM 0 Embree 2.16.1, Intel® C++ Compiler 17.0.2, Intel® Crown Karst Fluid Flow Power Plant Bentley Dragon SPMD Program Compiler (Intel® ISPC) 1.9.1 (2.3M Tris) (4.8M Tris) (7.4M Tris) (8.4M Tris) (12.8M Tris)

NVIDIA\* OptiX\* 4.0.2, CUDA\* 8.0.44


Source: Intel

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark\* and MobileMark\*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>.





### **GraviT Distributed RT Performance**



#### Stampede2 Early Science: IXPUG In-Situ Workshop and Hackathon



# Workshop Goals

- Bring simulation developers and visualization developers together with explicit expectation to develop code
- Organize respondents into "tiger teams" of sim + vis folks
  - Get early system access to handle builds, shake out installs
  - Maximize usefulness of in-person cycles
- Build community, identify best practices, advance adoption

# **IXPUG In-Situ Workshop Participation**

#### Forty-two registered participants Fourteen simulation teams

- Argonne National Laboratory
- Cambridge University
- Federal University of Rio de Janeiro
- Intel Corporation
- Intelligent Light
- Kitware Inc.
- Lawrence Livermore National Laboratory
- Los Alamos National Laboratory
- SCI Institute

Seventeen institutions Five countries


- SURVICE Engineering
- Texas Advanced Computing Center
- University of Chicago
- University of Oregon
- University of Stuttgart
- University of Tennessee
- University of Texas ECE
- University of Texas ICES

# Workshop "Hackathon" Format

- Three days of worktime over four days
  - Monday afternoon Thursday morning
- In-Situ Environment Update
  - In-Situ Terminology Project presentation
  - Stampede2 capabilities
  - ParaView Catalyst and Vislt LibSim deep-dives
  - In-Situ community lightning talks

#### • "Tiger Team" breakouts each day

- Monday sync, planning, system access
- Tuesday hacking
- Wednesday hacking
- Thursday lessons learned and next seteps



TACC

#### **Lessons Learned**

- Good news: First users on Stampede2!
- Bad news: First users on Stampede2 ...
- Stampede2 rollout presented unique logistical challenge
  - Pre-workshop access to Stampede-KNL
  - Stampede2 access Thursday before workshop
  - Stampede-KNL decommissioned Friday before workshop
  - Updated compiler and MPI required recompile of entire vis stack
  - Users had the weekend to update their builds ... assuming all prereqs present ...


### **Lessons Learned**

- Gathering people together worked!
  - Had to convince people to pause hacking for free food and beer
- In-Situ capabilities established and expanded
  - GR-CHOMBO, ALPINE+WALLS, LibMesh, RHEA
- Issues identified and solutions iterated
  - VTK zero-copy, AMR data, OSPRay and OpenSWR integrations
- Impromptu projects undertaken
  - Villi simulation vis, LAMMPS + Sensei + OSPRay, KNL optimizations
- Significant demand for additional workshops
  - Broaden reach into additional communities (DOE, DARPA, etc)

9/27/17

#### **GR-CHOMBO** + Catalyst

David Daverio (Cambridge), Kacper Kornet (Cambridge), Dave DeMarle (Kitware), Andy Bauer (Kitware)



#### **ALPINE + WALLS**

Matt Larsen (LLNL), David Daverio (Cambridge), Kacper Kornet (Cambridge)

#### Integration




#### https://github.com/Alpine-DAV/alpine

### **ALPINE + WALLS**

Matt Larsen (LLNL), David Daverio (Cambridge), Kacper Kornet (Cambridge)

#### Isosurfaces


- VTK-m currently does not include filters in the library
  - So, I hacked on into the rendering library




34

#### libMesh + Catalyst

Jose Camata (Rio de Janeiro), Dave DeMarle (Kitware), Andy Bauer (Kitware)




ТАСС



### **RHEA + Catalyst**

Johann Rudi (ICES), Dave DeMarle (Kitware), Andy Bauer (Kitware)

- Skeleton integration for mantle convection simulations
- Leverage zero-copy array support in VTK
- KNL simulation tuning





**RHEA Catalyst output** 

### **Intestinal Villi Simulation**

Teodora Szasz (Chicago), Ayat Mohammed (Virginia Tech), Anne Bowen (TACC)

#### MegaMol was built on stampede2 with the new Ospray build








### **Intestinal Villi Simulation**

Teodora Szasz (Chicago), Ayat Mohammed (Virginia Tech), Anne Bowen (TACC)



#### LAMMPS + Sensei + OSPRay

Will Usher (Intel), Aaron Knoll (SCI), Silvio Rizzi (Argonne), Joe Insley (Argonne)

#### Client Viewer in **OSPRay** X LAMMPS + SENSEI Viewer ----× Simulation Rendering Connect to simulation running a server Client with SENSEI to query data Pull data back to distributed OSPRay client app running using OSPRay's distributed device to provide an interactive viewer of the latest timestep




https://xgitlab.cels.anl.gov/fl/lammps\_sensei\_ospray 9/27/17

### Vislt + LibSim + OSPRay

Alok Hota (Tennessee), Jian Huang (Tennessee), Hank Childs (Oregon)

- Vislt 2.10
- OSPRay 1.1.0
- Build guide updated




#### http://web.eecs.utk.edu/~ahota/visitospray/

## Vislt + LibSim + OpenSWR

Alok Hota (Tennessee), Jian Huang (Tennessee), Hank Childs (Oregon)

- Vislt 2.12
- SWR 17
- Arnold-Beltrami-Childress analytic vector field
- Thanks to Brad Whitlock




#### http://web.eecs.utk.edu/~ahota/visitospray/

9/27/17

## Vislt + LibSim + VTK Upgrade

Alok Hota (Tennessee), Jian Huang (Tennessee), Hank Childs (Oregon)

- For VisIt migration to VTK 7
- Thanks to
   Dave DeMarle







http://web.eecs.utk.edu/~ahota/visitospray/



TACC





## Thank you!

pnav@tacc.utexas.edu

