



Refactoring for Xeon Phi

Jacob Weismann Poulsen, DMI, Denmark


Per Berg, DMI, Denmark

Karthik Raman, Intel, USA

HBM (3D ocean model) experiment

- ▼ 2S IVB (Q3, 2013) vs 1 KNC card (Q2, 2013)
focus on native mode
- ▼ The most expensive and the most involved part
 - ▼ Tracer advection based on TVD scheme
 - ▼ Accounting for $\geq 44\%$ of total runtime
 - ▼ 19 subroutines, SLOC: 5.5K/76K
- ▼ Establish kernels for every individual subroutine and analyze them (roofline approach). Moreover, analyze across all the subroutines to minimize dependencies preventing vectorization and halo swaps requiring thread barriers.
- ▼ Tools: Pen & paper, compiler reports, assembly code inspection and a profiler.


The data is sparse (highly irregular)




Insights – expose all parallelism (threads)

- ▼ SPMD instead of the usual loop based approach
 - ▼ a single openMP block with orphaned barriers around haloswaps will do (no explicit scoping).

```
!$OMP PARALLEL DEFAULT(SHARED)
call foo( ... );call bar(...); ...; ...
!$OMP BARRIER
call halo_update(...)
!$OMP BARRIER
call baz( ... );call quux(...); ...
!$OMP END PARALLEL
...
subroutine foo(...)
  ...
  call domp_get_domain(kh, 1, iw2, n1, nu, idx) ! Load balance
  do iw=n1,nu
    ! all threadlocal wet-points (:,:,) are reached here
    ...
  enddo
end subroutine foo
```



- ▼ Each thread will handle a subinterval of columns



Insights – expose all parallelism (SIMD)

- ▼ Loops are structured like this:

```
do iw=      ! horizontal - mpi/openmp parallelization
  do k=      ! vertical   - vectorization
    do ic=   ! innermost loop with number of tracers
```

- ▼ Step1: Get all outer k-loops to vectorize
- ▼ Step2: Ensure efficient SIMD code is generated
Premature abstraction is the root of all evil, e.g.

```
1 do k=2, kmax
2   k1 = k+off1 ; k2 = k+off2
3   t(1:nc,k) = t(1:nc,k) + A(k)*(B(1:nc,k1)-B(1:nc,k2))
4 enddo
```


- ▼ Design choice for stencil codes: columns one-by-one using work arrays (tripcount) or whole stencil in one go (intensity) plus required remainder loops

Performance (memory bandwidth bound)


Advection (same algorithm)	2S-IVB 2697v2	KNC C0 7120A
Threads	48	240
Timing [sec]	81	72
Relative timing [%]	100	89
Stream Triad [GB/s]	86	177
Stream Triad [GB/s/watt]	0.21	0.63
BW sustained [GB/sec]	86	155
BW sustained [% peak]	100	88
BW sustained [GB/sec/watt]	0.21	0.55
Vector intensity sustained		7

More information


- ▶ Experiment is documented in chapter 3 in a recent book (Morgan Kaufmann; 1 edition November, 2014; ISBN: 978-0128021187) on parallelism pearls for Xeon Phi.
- ▶ Code and testcase is available online: <http://lotsofcores.com>
- ▶ The preparation work is documented in a technical report: http://www.dmi.dk/fileadmin/user_upload/Rapporter/tr12-20.pdf



Dual Socket Xeon E5-2697v2 HBM Advection - Bandwidth Usage (GB/s)



HBM Advection Scaling on Xeon Phi Amdahls Law Validation



Acknowledgement

- ▼ Michael Greenfield, Intel
- ▼ Larry Meadows, Intel
- ▼ John Levesque, Cray
- ▼ Bill Long, Cray